123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375 |
- #ifndef GD32F30X_FMC_H
- #define GD32F30X_FMC_H
- #include "gd32f30x.h"
- #define FMC FMC_BASE
- #define OB OB_BASE
- #define FMC_WS REG32((FMC) + 0x00U)
- #define FMC_KEY0 REG32((FMC) + 0x04U)
- #define FMC_OBKEY REG32((FMC) + 0x08U)
- #define FMC_STAT0 REG32((FMC) + 0x0CU)
- #define FMC_CTL0 REG32((FMC) + 0x10U)
- #define FMC_ADDR0 REG32((FMC) + 0x14U)
- #define FMC_OBSTAT REG32((FMC) + 0x1CU)
- #define FMC_WP REG32((FMC) + 0x20U)
- #define FMC_KEY1 REG32((FMC) + 0x44U)
- #define FMC_STAT1 REG32((FMC) + 0x4CU)
- #define FMC_CTL1 REG32((FMC) + 0x50U)
- #define FMC_ADDR1 REG32((FMC) + 0x54U)
- #define FMC_WSEN REG32((FMC) + 0xFCU)
- #define FMC_PID REG32((FMC) + 0x100U)
- #define OB_SPC REG16((OB) + 0x00U)
- #define OB_USER REG16((OB) + 0x02U)
- #define OB_DATA1 REG16((OB) + 0x04U)
- #define OB_DATA2 REG16((OB) + 0x06U)
- #define OB_WP0 REG16((OB) + 0x08U)
- #define OB_WP1 REG16((OB) + 0x0AU)
- #define OB_WP2 REG16((OB) + 0x0CU)
- #define OB_WP3 REG16((OB) + 0x0EU)
- #define FMC_WS_WSCNT BITS(0,2)
- #define FMC_KEY0_KEY BITS(0,31)
- #define FMC_OBKEY_OBKEY BITS(0,31)
- #define FMC_STAT0_BUSY BIT(0)
- #define FMC_STAT0_PGERR BIT(2)
- #define FMC_STAT0_WPERR BIT(4)
- #define FMC_STAT0_ENDF BIT(5)
- #define FMC_CTL0_PG BIT(0)
- #define FMC_CTL0_PER BIT(1)
- #define FMC_CTL0_MER BIT(2)
- #define FMC_CTL0_OBPG BIT(4)
- #define FMC_CTL0_OBER BIT(5)
- #define FMC_CTL0_START BIT(6)
- #define FMC_CTL0_LK BIT(7)
- #define FMC_CTL0_OBWEN BIT(9)
- #define FMC_CTL0_ERRIE BIT(10)
- #define FMC_CTL0_ENDIE BIT(12)
- #define FMC_ADDR0_ADDR BITS(0,31)
- #define FMC_OBSTAT_OBERR BIT(0)
- #define FMC_OBSTAT_SPC BIT(1)
- #define FMC_OBSTAT_USER BITS(2,9)
- #define FMC_OBSTAT_DATA BITS(10,25)
- #define FMC_WP_WP BITS(0,31)
- #define FMC_KEY1_KEY BITS(0,31)
- #define FMC_STAT1_BUSY BIT(0)
- #define FMC_STAT1_PGERR BIT(2)
- #define FMC_STAT1_WPERR BIT(4)
- #define FMC_STAT1_ENDF BIT(5)
- #define FMC_CTL1_PG BIT(0)
- #define FMC_CTL1_PER BIT(1)
- #define FMC_CTL1_MER BIT(2)
- #define FMC_CTL1_START BIT(6)
- #define FMC_CTL1_LK BIT(7)
- #define FMC_CTL1_ERRIE BIT(10)
- #define FMC_CTL1_ENDIE BIT(12)
- #define FMC_ADDR1_ADDR BITS(0,31)
- #define FMC_WSEN_WSEN BIT(0)
- #define FMC_WSEN_BPEN BIT(1)
- #define FMC_PID_PID BITS(0,31)
- #define FMC_REGIDX_BIT(regidx, bitpos) (((uint32_t)(regidx) << 6) | (uint32_t)(bitpos))
- #define FMC_REG_VAL(offset) (REG32(FMC + ((uint32_t)(offset) >> 6)))
- #define FMC_BIT_POS(val) ((uint32_t)(val) & 0x1FU)
- #define FMC_REGIDX_BITS(regidx, bitpos0, bitpos1) (((uint32_t)(regidx) << 12) | ((uint32_t)(bitpos0) << 6) | (uint32_t)(bitpos1))
- #define FMC_REG_VALS(offset) (REG32(FMC + ((uint32_t)(offset) >> 12)))
- #define FMC_BIT_POS0(val) (((uint32_t)(val) >> 6) & 0x1FU)
- #define FMC_BIT_POS1(val) ((uint32_t)(val) & 0x1FU)
- #define FMC_REG_OFFSET_GET(flag) ((uint32_t)(flag) >> 12)
- #define FMC_STAT0_REG_OFFSET 0x0CU
- #define FMC_CTL0_REG_OFFSET 0x10U
- #define FMC_STAT1_REG_OFFSET 0x4CU
- #define FMC_CTL1_REG_OFFSET 0x50U
- #define FMC_OBSTAT_REG_OFFSET 0x1CU
- typedef enum
- {
- FMC_READY,
- FMC_BUSY,
- FMC_PGERR,
- FMC_WPERR,
- FMC_TOERR,
- }fmc_state_enum;
- typedef enum
- {
- FMC_INT_BANK0_END = FMC_REGIDX_BIT(FMC_CTL0_REG_OFFSET, 12U),
- FMC_INT_BANK0_ERR = FMC_REGIDX_BIT(FMC_CTL0_REG_OFFSET, 10U),
- FMC_INT_BANK1_END = FMC_REGIDX_BIT(FMC_CTL1_REG_OFFSET, 12U),
- FMC_INT_BANK1_ERR = FMC_REGIDX_BIT(FMC_CTL1_REG_OFFSET, 10U),
- }fmc_int_enum;
- typedef enum
- {
- FMC_FLAG_BANK0_BUSY = FMC_REGIDX_BIT(FMC_STAT0_REG_OFFSET, 0U),
- FMC_FLAG_BANK0_PGERR = FMC_REGIDX_BIT(FMC_STAT0_REG_OFFSET, 2U),
- FMC_FLAG_BANK0_WPERR = FMC_REGIDX_BIT(FMC_STAT0_REG_OFFSET, 4U),
- FMC_FLAG_BANK0_END = FMC_REGIDX_BIT(FMC_STAT0_REG_OFFSET, 5U),
- FMC_FLAG_OBERR = FMC_REGIDX_BIT(FMC_OBSTAT_REG_OFFSET, 0U),
- FMC_FLAG_BANK1_BUSY = FMC_REGIDX_BIT(FMC_STAT1_REG_OFFSET, 0U),
- FMC_FLAG_BANK1_PGERR = FMC_REGIDX_BIT(FMC_STAT1_REG_OFFSET, 2U),
- FMC_FLAG_BANK1_WPERR = FMC_REGIDX_BIT(FMC_STAT1_REG_OFFSET, 4U),
- FMC_FLAG_BANK1_END = FMC_REGIDX_BIT(FMC_STAT1_REG_OFFSET, 5U),
- }fmc_flag_enum;
- typedef enum
- {
- FMC_INT_FLAG_BANK0_PGERR = FMC_REGIDX_BITS(FMC_STAT0_REG_OFFSET, 2U, 10U),
- FMC_INT_FLAG_BANK0_WPERR = FMC_REGIDX_BITS(FMC_STAT0_REG_OFFSET, 4U, 10U),
- FMC_INT_FLAG_BANK0_END = FMC_REGIDX_BITS(FMC_STAT0_REG_OFFSET, 5U, 12U),
- FMC_INT_FLAG_BANK1_PGERR = FMC_REGIDX_BITS(FMC_STAT1_REG_OFFSET, 2U, 10U),
- FMC_INT_FLAG_BANK1_WPERR = FMC_REGIDX_BITS(FMC_STAT1_REG_OFFSET, 4U, 10U),
- FMC_INT_FLAG_BANK1_END = FMC_REGIDX_BITS(FMC_STAT1_REG_OFFSET, 5U, 12U),
- }fmc_interrupt_flag_enum;
- #define UNLOCK_KEY0 ((uint32_t)0x45670123U)
- #define UNLOCK_KEY1 ((uint32_t)0xCDEF89ABU)
- #define WS_WSCNT(regval) (BITS(0,2) & ((uint32_t)(regval)))
- #define WS_WSCNT_0 WS_WSCNT(0)
- #define WS_WSCNT_1 WS_WSCNT(1)
- #define WS_WSCNT_2 WS_WSCNT(2)
-
- #define OB_FWDGT_SW ((uint8_t)0x01U)
- #define OB_FWDGT_HW ((uint8_t)0x00U)
- #define OB_DEEPSLEEP_NRST ((uint8_t)0x02U)
- #define OB_DEEPSLEEP_RST ((uint8_t)0x00U)
- #define OB_STDBY_NRST ((uint8_t)0x04U)
- #define OB_STDBY_RST ((uint8_t)0x00U)
- #define OB_BOOT_B0 ((uint8_t)0x08U)
- #define OB_BOOT_B1 ((uint8_t)0x00U)
- #define OB_USER_MASK ((uint8_t)0xF0U)
- #define FMC_NSPC ((uint8_t)0xA5U)
- #define FMC_USPC ((uint8_t)0xBBU)
- #define OB_SPC_SPC ((uint32_t)0x000000FFU)
- #define OB_SPC_SPC_N ((uint32_t)0x0000FF00U)
- #define OB_USER_USER ((uint32_t)0x00FF0000U)
- #define OB_USER_USER_N ((uint32_t)0xFF000000U)
- #define OB_WP0_WP0 ((uint32_t)0x000000FFU)
- #define OB_WP1_WP1 ((uint32_t)0x0000FF00U)
- #define OB_WP2_WP2 ((uint32_t)0x00FF0000U)
- #define OB_WP3_WP3 ((uint32_t)0xFF000000U)
- #define OB_WP_0 ((uint32_t)0x00000001U)
- #define OB_WP_1 ((uint32_t)0x00000002U)
- #define OB_WP_2 ((uint32_t)0x00000004U)
- #define OB_WP_3 ((uint32_t)0x00000008U)
- #define OB_WP_4 ((uint32_t)0x00000010U)
- #define OB_WP_5 ((uint32_t)0x00000020U)
- #define OB_WP_6 ((uint32_t)0x00000040U)
- #define OB_WP_7 ((uint32_t)0x00000080U)
- #define OB_WP_8 ((uint32_t)0x00000100U)
- #define OB_WP_9 ((uint32_t)0x00000200U)
- #define OB_WP_10 ((uint32_t)0x00000400U)
- #define OB_WP_11 ((uint32_t)0x00000800U)
- #define OB_WP_12 ((uint32_t)0x00001000U)
- #define OB_WP_13 ((uint32_t)0x00002000U)
- #define OB_WP_14 ((uint32_t)0x00004000U)
- #define OB_WP_15 ((uint32_t)0x00008000U)
- #define OB_WP_16 ((uint32_t)0x00010000U)
- #define OB_WP_17 ((uint32_t)0x00020000U)
- #define OB_WP_18 ((uint32_t)0x00040000U)
- #define OB_WP_19 ((uint32_t)0x00080000U)
- #define OB_WP_20 ((uint32_t)0x00100000U)
- #define OB_WP_21 ((uint32_t)0x00200000U)
- #define OB_WP_22 ((uint32_t)0x00400000U)
- #define OB_WP_23 ((uint32_t)0x00800000U)
- #define OB_WP_24 ((uint32_t)0x01000000U)
- #define OB_WP_25 ((uint32_t)0x02000000U)
- #define OB_WP_26 ((uint32_t)0x04000000U)
- #define OB_WP_27 ((uint32_t)0x08000000U)
- #define OB_WP_28 ((uint32_t)0x10000000U)
- #define OB_WP_29 ((uint32_t)0x20000000U)
- #define OB_WP_30 ((uint32_t)0x40000000U)
- #define OB_WP_31 ((uint32_t)0x80000000U)
- #define OB_WP_ALL ((uint32_t)0xFFFFFFFFU)
- #define FMC_TIMEOUT_COUNT ((uint32_t)0x0FFF0000U)
- #define FMC_BANK0_END_ADDRESS ((uint32_t)0x0807FFFFU)
- #define FMC_BANK0_SIZE ((uint32_t)0x00000200U)
- #define FMC_SIZE (*(uint16_t *)0x1FFFF7E0U)
- void fmc_wscnt_set(uint32_t wscnt);
- void fmc_unlock(void);
- void fmc_bank0_unlock(void);
- void fmc_bank1_unlock(void);
- void fmc_lock(void);
- void fmc_bank0_lock(void);
- void fmc_bank1_lock(void);
- fmc_state_enum fmc_page_erase(uint32_t page_address);
- fmc_state_enum fmc_mass_erase(void);
- fmc_state_enum fmc_bank0_erase(void);
- fmc_state_enum fmc_bank1_erase(void);
- fmc_state_enum fmc_word_program(uint32_t address, uint32_t data);
- fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data);
- fmc_state_enum fmc_word_reprogram(uint32_t address, uint32_t data);
- void ob_unlock(void);
- void ob_lock(void);
- fmc_state_enum ob_erase(void);
- fmc_state_enum ob_write_protection_enable(uint32_t ob_wp);
- fmc_state_enum ob_security_protection_config(uint8_t ob_spc);
- fmc_state_enum ob_user_write(uint8_t ob_fwdgt, uint8_t ob_deepsleep, uint8_t ob_stdby, uint8_t ob_boot);
- fmc_state_enum ob_data_program(uint32_t address, uint8_t data);
- uint8_t ob_user_get(void);
- uint16_t ob_data_get(void);
- uint32_t ob_write_protection_get(void);
- FlagStatus ob_spc_get(void);
- void fmc_interrupt_enable(uint32_t interrupt);
- void fmc_interrupt_disable(uint32_t interrupt);
- FlagStatus fmc_flag_get(uint32_t flag);
- void fmc_flag_clear(uint32_t flag);
- FlagStatus fmc_interrupt_flag_get(fmc_interrupt_flag_enum flag);
- void fmc_interrupt_flag_clear(fmc_interrupt_flag_enum flag);
- fmc_state_enum fmc_bank0_state_get(void);
- fmc_state_enum fmc_bank1_state_get(void);
- fmc_state_enum fmc_bank0_ready_wait(uint32_t timeout);
- fmc_state_enum fmc_bank1_ready_wait(uint32_t timeout);
- #endif
|