bootloader.htm 62 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030
  1. <!doctype html public "-//w3c//dtd html 4.0 transitional//en">
  2. <html><head>
  3. <title>Static Call Graph - [..\OBJ\bootloader.axf]</title></head>
  4. <body><HR>
  5. <H1>Static Call Graph for image ..\OBJ\bootloader.axf</H1><HR>
  6. <BR><P>#&#060CALLGRAPH&#062# ARM Linker, 5060960: Last Updated: Sat Oct 28 18:39:10 2023
  7. <BR><P>
  8. <H3>Maximum Stack Usage = 300 bytes + Unknown(Cycles, Untraceable Function Pointers)</H3><H3>
  9. Call chain for Maximum Stack Depth:</H3>
  10. main &rArr; my_test &rArr; WaitResponse &rArr; strstr
  11. <P>
  12. <H3>
  13. Mutually Recursive functions
  14. </H3> <LI><a href="#[1c]">ADC0_1_IRQHandler</a>&nbsp;&nbsp;&nbsp;&rArr;&nbsp;&nbsp;&nbsp;<a href="#[1c]">ADC0_1_IRQHandler</a><BR>
  15. </UL>
  16. <P>
  17. <H3>
  18. Function Pointers
  19. </H3><UL>
  20. <LI><a href="#[1c]">ADC0_1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  21. <LI><a href="#[39]">ADC2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  22. <LI><a href="#[4]">BusFault_Handler</a> from gd32f10x_it.o(i.BusFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  23. <LI><a href="#[20]">CAN0_EWMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  24. <LI><a href="#[1f]">CAN0_RX1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  25. <LI><a href="#[15]">DMA0_Channel0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  26. <LI><a href="#[16]">DMA0_Channel1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  27. <LI><a href="#[17]">DMA0_Channel2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  28. <LI><a href="#[18]">DMA0_Channel3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  29. <LI><a href="#[19]">DMA0_Channel4_IRQHandler</a> from gd32f10x_it.o(i.DMA0_Channel4_IRQHandler) referenced from startup_gd32f10x_xd.o(RESET)
  30. <LI><a href="#[1a]">DMA0_Channel5_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  31. <LI><a href="#[1b]">DMA0_Channel6_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  32. <LI><a href="#[42]">DMA1_Channel0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  33. <LI><a href="#[43]">DMA1_Channel1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  34. <LI><a href="#[44]">DMA1_Channel2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  35. <LI><a href="#[45]">DMA1_Channel3_4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  36. <LI><a href="#[7]">DebugMon_Handler</a> from gd32f10x_it.o(i.DebugMon_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  37. <LI><a href="#[3a]">EXMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  38. <LI><a href="#[10]">EXTI0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  39. <LI><a href="#[32]">EXTI10_15_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  40. <LI><a href="#[11]">EXTI1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  41. <LI><a href="#[12]">EXTI2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  42. <LI><a href="#[13]">EXTI3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  43. <LI><a href="#[14]">EXTI4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  44. <LI><a href="#[21]">EXTI5_9_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  45. <LI><a href="#[e]">FMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  46. <LI><a href="#[2]">HardFault_Handler</a> from gd32f10x_it.o(i.HardFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  47. <LI><a href="#[2a]">I2C0_ER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  48. <LI><a href="#[29]">I2C0_EV_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  49. <LI><a href="#[2c]">I2C1_ER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  50. <LI><a href="#[2b]">I2C1_EV_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  51. <LI><a href="#[b]">LVD_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  52. <LI><a href="#[3]">MemManage_Handler</a> from gd32f10x_it.o(i.MemManage_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  53. <LI><a href="#[1]">NMI_Handler</a> from gd32f10x_it.o(i.NMI_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  54. <LI><a href="#[8]">PendSV_Handler</a> from gd32f10x_it.o(i.PendSV_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  55. <LI><a href="#[f]">RCU_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  56. <LI><a href="#[33]">RTC_Alarm_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  57. <LI><a href="#[d]">RTC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  58. <LI><a href="#[0]">Reset_Handler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  59. <LI><a href="#[3b]">SDIO_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  60. <LI><a href="#[2d]">SPI0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  61. <LI><a href="#[2e]">SPI1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  62. <LI><a href="#[3d]">SPI2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  63. <LI><a href="#[6]">SVC_Handler</a> from gd32f10x_it.o(i.SVC_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  64. <LI><a href="#[9]">SysTick_Handler</a> from gd32f10x_it.o(i.SysTick_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  65. <LI><a href="#[47]">SystemInit</a> from system_gd32f10x.o(i.SystemInit) referenced from startup_gd32f10x_xd.o(.text)
  66. <LI><a href="#[c]">TAMPER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  67. <LI><a href="#[22]">TIMER0_BRK_TIMER8_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  68. <LI><a href="#[25]">TIMER0_Channel_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  69. <LI><a href="#[24]">TIMER0_TRG_CMT_TIMER10_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  70. <LI><a href="#[23]">TIMER0_UP_TIMER9_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  71. <LI><a href="#[26]">TIMER1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  72. <LI><a href="#[27]">TIMER2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  73. <LI><a href="#[28]">TIMER3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  74. <LI><a href="#[3c]">TIMER4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  75. <LI><a href="#[40]">TIMER5_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  76. <LI><a href="#[41]">TIMER6_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  77. <LI><a href="#[35]">TIMER7_BRK_TIMER11_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  78. <LI><a href="#[38]">TIMER7_Channel_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  79. <LI><a href="#[37]">TIMER7_TRG_CMT_TIMER13_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  80. <LI><a href="#[36]">TIMER7_UP_TIMER12_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  81. <LI><a href="#[3e]">UART3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  82. <LI><a href="#[3f]">UART4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  83. <LI><a href="#[2f]">USART0_IRQHandler</a> from gd32f10x_it.o(i.USART0_IRQHandler) referenced from startup_gd32f10x_xd.o(RESET)
  84. <LI><a href="#[30]">USART1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  85. <LI><a href="#[31]">USART2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  86. <LI><a href="#[1d]">USBD_HP_CAN0_TX_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  87. <LI><a href="#[1e]">USBD_LP_CAN0_RX0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  88. <LI><a href="#[34]">USBD_WKUP_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  89. <LI><a href="#[5]">UsageFault_Handler</a> from gd32f10x_it.o(i.UsageFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  90. <LI><a href="#[a]">WWDGT_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  91. <LI><a href="#[48]">__main</a> from entry.o(.ARM.Collect$$$$00000000) referenced from startup_gd32f10x_xd.o(.text)
  92. <LI><a href="#[4a]">_sbackspace</a> from _sgetc.o(.text) referenced from __0sscanf.o(.text)
  93. <LI><a href="#[4b]">_scanf_char_input</a> from scanf_char.o(.text) referenced from scanf_char.o(.text)
  94. <LI><a href="#[49]">_sgetc</a> from _sgetc.o(.text) referenced from __0sscanf.o(.text)
  95. <LI><a href="#[4c]">isspace</a> from isspace_o.o(.text) referenced from scanf_char.o(.text)
  96. <LI><a href="#[46]">main</a> from main.o(i.main) referenced from entry9a.o(.ARM.Collect$$$$0000000B)
  97. </UL>
  98. <P>
  99. <H3>
  100. Global Symbols
  101. </H3>
  102. <P><STRONG><a name="[48]"></a>__main</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry.o(.ARM.Collect$$$$00000000))
  103. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(.text)
  104. </UL>
  105. <P><STRONG><a name="[a5]"></a>_main_stk</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry2.o(.ARM.Collect$$$$00000001))
  106. <P><STRONG><a name="[4d]"></a>_main_scatterload</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry5.o(.ARM.Collect$$$$00000004))
  107. <BR><BR>[Calls]<UL><LI><a href="#[4e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload
  108. </UL>
  109. <P><STRONG><a name="[5b]"></a>__main_after_scatterload</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry5.o(.ARM.Collect$$$$00000004))
  110. <BR><BR>[Called By]<UL><LI><a href="#[4e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload
  111. </UL>
  112. <P><STRONG><a name="[a6]"></a>_main_clock</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry7b.o(.ARM.Collect$$$$00000008))
  113. <P><STRONG><a name="[a7]"></a>_main_cpp_init</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry8b.o(.ARM.Collect$$$$0000000A))
  114. <P><STRONG><a name="[a8]"></a>_main_init</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry9a.o(.ARM.Collect$$$$0000000B))
  115. <P><STRONG><a name="[a9]"></a>__rt_lib_shutdown_fini</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry12b.o(.ARM.Collect$$$$0000000E))
  116. <P><STRONG><a name="[aa]"></a>__rt_final_cpp</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry10a.o(.ARM.Collect$$$$0000000F))
  117. <P><STRONG><a name="[ab]"></a>__rt_final_exit</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry11a.o(.ARM.Collect$$$$00000011))
  118. <P><STRONG><a name="[0]"></a>Reset_Handler</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  119. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  120. </UL>
  121. <P><STRONG><a name="[1c]"></a>ADC0_1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  122. <BR><BR>[Calls]<UL><LI><a href="#[1c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;ADC0_1_IRQHandler
  123. </UL>
  124. <BR>[Called By]<UL><LI><a href="#[1c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;ADC0_1_IRQHandler
  125. </UL>
  126. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  127. </UL>
  128. <P><STRONG><a name="[39]"></a>ADC2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  129. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  130. </UL>
  131. <P><STRONG><a name="[20]"></a>CAN0_EWMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  132. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  133. </UL>
  134. <P><STRONG><a name="[1f]"></a>CAN0_RX1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  135. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  136. </UL>
  137. <P><STRONG><a name="[15]"></a>DMA0_Channel0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  138. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  139. </UL>
  140. <P><STRONG><a name="[16]"></a>DMA0_Channel1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  141. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  142. </UL>
  143. <P><STRONG><a name="[17]"></a>DMA0_Channel2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  144. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  145. </UL>
  146. <P><STRONG><a name="[18]"></a>DMA0_Channel3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  147. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  148. </UL>
  149. <P><STRONG><a name="[1a]"></a>DMA0_Channel5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  150. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  151. </UL>
  152. <P><STRONG><a name="[1b]"></a>DMA0_Channel6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  153. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  154. </UL>
  155. <P><STRONG><a name="[42]"></a>DMA1_Channel0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  156. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  157. </UL>
  158. <P><STRONG><a name="[43]"></a>DMA1_Channel1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  159. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  160. </UL>
  161. <P><STRONG><a name="[44]"></a>DMA1_Channel2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  162. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  163. </UL>
  164. <P><STRONG><a name="[45]"></a>DMA1_Channel3_4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  165. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  166. </UL>
  167. <P><STRONG><a name="[3a]"></a>EXMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  168. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  169. </UL>
  170. <P><STRONG><a name="[10]"></a>EXTI0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  171. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  172. </UL>
  173. <P><STRONG><a name="[32]"></a>EXTI10_15_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  174. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  175. </UL>
  176. <P><STRONG><a name="[11]"></a>EXTI1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  177. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  178. </UL>
  179. <P><STRONG><a name="[12]"></a>EXTI2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  180. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  181. </UL>
  182. <P><STRONG><a name="[13]"></a>EXTI3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  183. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  184. </UL>
  185. <P><STRONG><a name="[14]"></a>EXTI4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  186. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  187. </UL>
  188. <P><STRONG><a name="[21]"></a>EXTI5_9_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  189. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  190. </UL>
  191. <P><STRONG><a name="[e]"></a>FMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  192. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  193. </UL>
  194. <P><STRONG><a name="[2a]"></a>I2C0_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  195. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  196. </UL>
  197. <P><STRONG><a name="[29]"></a>I2C0_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  198. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  199. </UL>
  200. <P><STRONG><a name="[2c]"></a>I2C1_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  201. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  202. </UL>
  203. <P><STRONG><a name="[2b]"></a>I2C1_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  204. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  205. </UL>
  206. <P><STRONG><a name="[b]"></a>LVD_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  207. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  208. </UL>
  209. <P><STRONG><a name="[f]"></a>RCU_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  210. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  211. </UL>
  212. <P><STRONG><a name="[33]"></a>RTC_Alarm_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  213. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  214. </UL>
  215. <P><STRONG><a name="[d]"></a>RTC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  216. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  217. </UL>
  218. <P><STRONG><a name="[3b]"></a>SDIO_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  219. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  220. </UL>
  221. <P><STRONG><a name="[2d]"></a>SPI0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  222. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  223. </UL>
  224. <P><STRONG><a name="[2e]"></a>SPI1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  225. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  226. </UL>
  227. <P><STRONG><a name="[3d]"></a>SPI2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  228. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  229. </UL>
  230. <P><STRONG><a name="[c]"></a>TAMPER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  231. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  232. </UL>
  233. <P><STRONG><a name="[22]"></a>TIMER0_BRK_TIMER8_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  234. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  235. </UL>
  236. <P><STRONG><a name="[25]"></a>TIMER0_Channel_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  237. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  238. </UL>
  239. <P><STRONG><a name="[24]"></a>TIMER0_TRG_CMT_TIMER10_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  240. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  241. </UL>
  242. <P><STRONG><a name="[23]"></a>TIMER0_UP_TIMER9_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  243. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  244. </UL>
  245. <P><STRONG><a name="[26]"></a>TIMER1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  246. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  247. </UL>
  248. <P><STRONG><a name="[27]"></a>TIMER2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  249. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  250. </UL>
  251. <P><STRONG><a name="[28]"></a>TIMER3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  252. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  253. </UL>
  254. <P><STRONG><a name="[3c]"></a>TIMER4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  255. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  256. </UL>
  257. <P><STRONG><a name="[40]"></a>TIMER5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  258. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  259. </UL>
  260. <P><STRONG><a name="[41]"></a>TIMER6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  261. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  262. </UL>
  263. <P><STRONG><a name="[35]"></a>TIMER7_BRK_TIMER11_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  264. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  265. </UL>
  266. <P><STRONG><a name="[38]"></a>TIMER7_Channel_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  267. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  268. </UL>
  269. <P><STRONG><a name="[37]"></a>TIMER7_TRG_CMT_TIMER13_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  270. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  271. </UL>
  272. <P><STRONG><a name="[36]"></a>TIMER7_UP_TIMER12_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  273. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  274. </UL>
  275. <P><STRONG><a name="[3e]"></a>UART3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  276. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  277. </UL>
  278. <P><STRONG><a name="[3f]"></a>UART4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  279. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  280. </UL>
  281. <P><STRONG><a name="[30]"></a>USART1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  282. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  283. </UL>
  284. <P><STRONG><a name="[31]"></a>USART2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  285. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  286. </UL>
  287. <P><STRONG><a name="[1d]"></a>USBD_HP_CAN0_TX_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  288. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  289. </UL>
  290. <P><STRONG><a name="[1e]"></a>USBD_LP_CAN0_RX0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  291. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  292. </UL>
  293. <P><STRONG><a name="[34]"></a>USBD_WKUP_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  294. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  295. </UL>
  296. <P><STRONG><a name="[a]"></a>WWDGT_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  297. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  298. </UL>
  299. <P><STRONG><a name="[ac]"></a>__aeabi_memcpy</STRONG> (Thumb, 36 bytes, Stack size 0 bytes, memcpya.o(.text), UNUSED)
  300. <P><STRONG><a name="[99]"></a>__aeabi_memcpy4</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memcpya.o(.text))
  301. <BR><BR>[Called By]<UL><LI><a href="#[98]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  302. </UL>
  303. <P><STRONG><a name="[ad]"></a>__aeabi_memcpy8</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memcpya.o(.text), UNUSED)
  304. <P><STRONG><a name="[50]"></a>__aeabi_memset</STRONG> (Thumb, 14 bytes, Stack size 0 bytes, memseta.o(.text))
  305. <BR><BR>[Called By]<UL><LI><a href="#[51]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_memset$wrapper
  306. <LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr
  307. </UL>
  308. <P><STRONG><a name="[ae]"></a>__aeabi_memset4</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
  309. <P><STRONG><a name="[af]"></a>__aeabi_memset8</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
  310. <P><STRONG><a name="[4f]"></a>__aeabi_memclr</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, memseta.o(.text))
  311. <BR><BR>[Calls]<UL><LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memset
  312. </UL>
  313. <BR>[Called By]<UL><LI><a href="#[5c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Clear_DMA_Buffer
  314. </UL>
  315. <P><STRONG><a name="[9b]"></a>__aeabi_memclr4</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text))
  316. <BR><BR>[Called By]<UL><LI><a href="#[98]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  317. </UL>
  318. <P><STRONG><a name="[b0]"></a>__aeabi_memclr8</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
  319. <P><STRONG><a name="[51]"></a>_memset$wrapper</STRONG> (Thumb, 18 bytes, Stack size 8 bytes, memseta.o(.text), UNUSED)
  320. <BR><BR>[Calls]<UL><LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memset
  321. </UL>
  322. <P><STRONG><a name="[79]"></a>strstr</STRONG> (Thumb, 36 bytes, Stack size 12 bytes, strstr.o(.text))
  323. <BR><BR>[Stack]<UL><LI>Max Depth = 12<LI>Call Chain = strstr
  324. </UL>
  325. <BR>[Called By]<UL><LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitResponse
  326. <LI><a href="#[94]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;parseIntField
  327. <LI><a href="#[77]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;extract_data_from_buffer
  328. </UL>
  329. <P><STRONG><a name="[83]"></a>strchr</STRONG> (Thumb, 20 bytes, Stack size 0 bytes, strchr.o(.text))
  330. <BR><BR>[Called By]<UL><LI><a href="#[77]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;extract_data_from_buffer
  331. </UL>
  332. <P><STRONG><a name="[9a]"></a>strlen</STRONG> (Thumb, 14 bytes, Stack size 0 bytes, strlen.o(.text))
  333. <BR><BR>[Called By]<UL><LI><a href="#[94]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;parseIntField
  334. <LI><a href="#[98]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  335. </UL>
  336. <P><STRONG><a name="[9c]"></a>strcpy</STRONG> (Thumb, 18 bytes, Stack size 0 bytes, strcpy.o(.text))
  337. <BR><BR>[Called By]<UL><LI><a href="#[98]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  338. </UL>
  339. <P><STRONG><a name="[52]"></a>__0sscanf</STRONG> (Thumb, 48 bytes, Stack size 72 bytes, __0sscanf.o(.text))
  340. <BR><BR>[Stack]<UL><LI>Max Depth = 216<LI>Call Chain = __0sscanf &rArr; __vfscanf_char &rArr; __vfscanf &rArr; _scanf_int
  341. </UL>
  342. <BR>[Calls]<UL><LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__vfscanf_char
  343. </UL>
  344. <BR>[Called By]<UL><LI><a href="#[77]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;extract_data_from_buffer
  345. </UL>
  346. <P><STRONG><a name="[54]"></a>_scanf_int</STRONG> (Thumb, 332 bytes, Stack size 56 bytes, _scanf_int.o(.text))
  347. <BR><BR>[Stack]<UL><LI>Max Depth = 56<LI>Call Chain = _scanf_int
  348. </UL>
  349. <BR>[Calls]<UL><LI><a href="#[55]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_chval
  350. </UL>
  351. <BR>[Called By]<UL><LI><a href="#[5a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__vfscanf
  352. </UL>
  353. <P><STRONG><a name="[56]"></a>strtol</STRONG> (Thumb, 112 bytes, Stack size 32 bytes, strtol.o(.text))
  354. <BR><BR>[Stack]<UL><LI>Max Depth = 72<LI>Call Chain = strtol &rArr; _strtoul
  355. </UL>
  356. <BR>[Calls]<UL><LI><a href="#[58]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_strtoul
  357. <LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_errno_addr
  358. <LI><a href="#[57]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_ctype_table
  359. </UL>
  360. <BR>[Called By]<UL><LI><a href="#[94]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;parseIntField
  361. </UL>
  362. <P><STRONG><a name="[57]"></a>__rt_ctype_table</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, ctype_o.o(.text))
  363. <BR><BR>[Called By]<UL><LI><a href="#[4c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;isspace
  364. <LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strtol
  365. </UL>
  366. <P><STRONG><a name="[4c]"></a>isspace</STRONG> (Thumb, 18 bytes, Stack size 8 bytes, isspace_o.o(.text))
  367. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = isspace
  368. </UL>
  369. <BR>[Calls]<UL><LI><a href="#[57]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_ctype_table
  370. </UL>
  371. <BR>[Address Reference Count : 1]<UL><LI> scanf_char.o(.text)
  372. </UL>
  373. <P><STRONG><a name="[55]"></a>_chval</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, _chval.o(.text))
  374. <BR><BR>[Called By]<UL><LI><a href="#[58]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_strtoul
  375. <LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_scanf_int
  376. </UL>
  377. <P><STRONG><a name="[53]"></a>__vfscanf_char</STRONG> (Thumb, 20 bytes, Stack size 0 bytes, scanf_char.o(.text))
  378. <BR><BR>[Stack]<UL><LI>Max Depth = 144<LI>Call Chain = __vfscanf_char &rArr; __vfscanf &rArr; _scanf_int
  379. </UL>
  380. <BR>[Calls]<UL><LI><a href="#[5a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__vfscanf
  381. </UL>
  382. <BR>[Called By]<UL><LI><a href="#[52]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__0sscanf
  383. </UL>
  384. <P><STRONG><a name="[49]"></a>_sgetc</STRONG> (Thumb, 30 bytes, Stack size 0 bytes, _sgetc.o(.text))
  385. <BR>[Address Reference Count : 1]<UL><LI> __0sscanf.o(.text)
  386. </UL>
  387. <P><STRONG><a name="[4a]"></a>_sbackspace</STRONG> (Thumb, 34 bytes, Stack size 0 bytes, _sgetc.o(.text))
  388. <BR>[Address Reference Count : 1]<UL><LI> __0sscanf.o(.text)
  389. </UL>
  390. <P><STRONG><a name="[58]"></a>_strtoul</STRONG> (Thumb, 158 bytes, Stack size 40 bytes, _strtoul.o(.text))
  391. <BR><BR>[Stack]<UL><LI>Max Depth = 40<LI>Call Chain = _strtoul
  392. </UL>
  393. <BR>[Calls]<UL><LI><a href="#[55]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_chval
  394. <LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_errno_addr
  395. </UL>
  396. <BR>[Called By]<UL><LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strtol
  397. </UL>
  398. <P><STRONG><a name="[4e]"></a>__scatterload</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, init.o(.text))
  399. <BR><BR>[Calls]<UL><LI><a href="#[5b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__main_after_scatterload
  400. </UL>
  401. <BR>[Called By]<UL><LI><a href="#[4d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_main_scatterload
  402. </UL>
  403. <P><STRONG><a name="[b1]"></a>__scatterload_rt2</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, init.o(.text), UNUSED)
  404. <P><STRONG><a name="[5a]"></a>__vfscanf</STRONG> (Thumb, 810 bytes, Stack size 88 bytes, _scanf.o(.text))
  405. <BR><BR>[Stack]<UL><LI>Max Depth = 144<LI>Call Chain = __vfscanf &rArr; _scanf_int
  406. </UL>
  407. <BR>[Calls]<UL><LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_scanf_int
  408. </UL>
  409. <BR>[Called By]<UL><LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__vfscanf_char
  410. </UL>
  411. <P><STRONG><a name="[4]"></a>BusFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.BusFault_Handler))
  412. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  413. </UL>
  414. <P><STRONG><a name="[5c]"></a>Clear_DMA_Buffer</STRONG> (Thumb, 20 bytes, Stack size 8 bytes, usart.o(i.Clear_DMA_Buffer))
  415. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = Clear_DMA_Buffer
  416. </UL>
  417. <BR>[Calls]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr
  418. </UL>
  419. <BR>[Called By]<UL><LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitResponse
  420. </UL>
  421. <P><STRONG><a name="[19]"></a>DMA0_Channel4_IRQHandler</STRONG> (Thumb, 14 bytes, Stack size 8 bytes, gd32f10x_it.o(i.DMA0_Channel4_IRQHandler))
  422. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = DMA0_Channel4_IRQHandler &rArr; dma_interrupt_flag_clear
  423. </UL>
  424. <BR>[Calls]<UL><LI><a href="#[5d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_interrupt_flag_clear
  425. </UL>
  426. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  427. </UL>
  428. <P><STRONG><a name="[7]"></a>DebugMon_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.DebugMon_Handler))
  429. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  430. </UL>
  431. <P><STRONG><a name="[5e]"></a>Delay_Init</STRONG> (Thumb, 10 bytes, Stack size 8 bytes, delay.o(i.Delay_Init))
  432. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = Delay_Init
  433. </UL>
  434. <BR>[Calls]<UL><LI><a href="#[5f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;systick_clksource_set
  435. </UL>
  436. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  437. </UL>
  438. <P><STRONG><a name="[60]"></a>Delay_Ms</STRONG> (Thumb, 26 bytes, Stack size 4 bytes, delay.o(i.Delay_Ms))
  439. <BR><BR>[Stack]<UL><LI>Max Depth = 4<LI>Call Chain = Delay_Ms
  440. </UL>
  441. <BR>[Calls]<UL><LI><a href="#[61]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Us
  442. </UL>
  443. <BR>[Called By]<UL><LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  444. <LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitResponse
  445. <LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  446. <LI><a href="#[98]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  447. <LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  448. </UL>
  449. <P><STRONG><a name="[61]"></a>Delay_Us</STRONG> (Thumb, 58 bytes, Stack size 0 bytes, delay.o(i.Delay_Us))
  450. <BR><BR>[Called By]<UL><LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  451. </UL>
  452. <P><STRONG><a name="[62]"></a>EC800MPwoerOn</STRONG> (Thumb, 82 bytes, Stack size 8 bytes, ec800m.o(i.EC800MPwoerOn))
  453. <BR><BR>[Stack]<UL><LI>Max Depth = 28<LI>Call Chain = EC800MPwoerOn &rArr; gpio_init
  454. </UL>
  455. <BR>[Calls]<UL><LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_pull_EC800M_rst_up
  456. <LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_pull_EC800M_rst_down
  457. <LI><a href="#[66]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_pull_EC800M_pwr_up
  458. <LI><a href="#[68]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_pull_EC800M_pwr_down
  459. <LI><a href="#[65]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_set
  460. <LI><a href="#[63]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  461. <LI><a href="#[64]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_init
  462. <LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  463. </UL>
  464. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  465. </UL>
  466. <P><STRONG><a name="[6a]"></a>EC800MSendCmd</STRONG> (Thumb, 48 bytes, Stack size 24 bytes, ec800m.o(i.EC800MSendCmd))
  467. <BR><BR>[Stack]<UL><LI>Max Depth = 32<LI>Call Chain = EC800MSendCmd &rArr; usart_flag_get
  468. </UL>
  469. <BR>[Calls]<UL><LI><a href="#[6c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_flag_get
  470. <LI><a href="#[6b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_data_transmit
  471. </UL>
  472. <BR>[Called By]<UL><LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  473. <LI><a href="#[98]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  474. </UL>
  475. <P><STRONG><a name="[6d]"></a>EC800MWaitReady</STRONG> (Thumb, 14 bytes, Stack size 8 bytes, ec800m.o(i.EC800MWaitReady))
  476. <BR><BR>[Stack]<UL><LI>Max Depth = 44<LI>Call Chain = EC800MWaitReady &rArr; WaitResponse &rArr; strstr
  477. </UL>
  478. <BR>[Calls]<UL><LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitResponse
  479. </UL>
  480. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  481. </UL>
  482. <P><STRONG><a name="[2]"></a>HardFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.HardFault_Handler))
  483. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  484. </UL>
  485. <P><STRONG><a name="[3]"></a>MemManage_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.MemManage_Handler))
  486. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  487. </UL>
  488. <P><STRONG><a name="[1]"></a>NMI_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.NMI_Handler))
  489. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  490. </UL>
  491. <P><STRONG><a name="[8]"></a>PendSV_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.PendSV_Handler))
  492. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  493. </UL>
  494. <P><STRONG><a name="[6]"></a>SVC_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.SVC_Handler))
  495. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  496. </UL>
  497. <P><STRONG><a name="[9]"></a>SysTick_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.SysTick_Handler))
  498. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  499. </UL>
  500. <P><STRONG><a name="[47]"></a>SystemInit</STRONG> (Thumb, 196 bytes, Stack size 8 bytes, system_gd32f10x.o(i.SystemInit))
  501. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = SystemInit &rArr; system_clock_config
  502. </UL>
  503. <BR>[Calls]<UL><LI><a href="#[70]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_vector_table_set
  504. <LI><a href="#[6f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_config
  505. </UL>
  506. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(.text)
  507. </UL>
  508. <P><STRONG><a name="[2f]"></a>USART0_IRQHandler</STRONG> (Thumb, 50 bytes, Stack size 8 bytes, gd32f10x_it.o(i.USART0_IRQHandler))
  509. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = USART0_IRQHandler &rArr; usart_interrupt_flag_get
  510. </UL>
  511. <BR>[Calls]<UL><LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_interrupt_flag_get
  512. <LI><a href="#[72]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_interrupt_flag_clear
  513. <LI><a href="#[73]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_data_receive
  514. <LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_enable
  515. <LI><a href="#[74]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_disable
  516. </UL>
  517. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  518. </UL>
  519. <P><STRONG><a name="[5]"></a>UsageFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.UsageFault_Handler))
  520. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  521. </UL>
  522. <P><STRONG><a name="[76]"></a>WaitForUpData</STRONG> (Thumb, 60 bytes, Stack size 24 bytes, ota_message.o(i.WaitForUpData))
  523. <BR><BR>[Stack]<UL><LI>Max Depth = 272<LI>Call Chain = WaitForUpData &rArr; extract_data_from_buffer &rArr; __0sscanf &rArr; __vfscanf_char &rArr; __vfscanf &rArr; _scanf_int
  524. </UL>
  525. <BR>[Calls]<UL><LI><a href="#[77]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;extract_data_from_buffer
  526. <LI><a href="#[78]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;checksum
  527. </UL>
  528. <BR>[Called By]<UL><LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  529. </UL>
  530. <P><STRONG><a name="[6e]"></a>WaitResponse</STRONG> (Thumb, 82 bytes, Stack size 24 bytes, ec800m.o(i.WaitResponse))
  531. <BR><BR>[Stack]<UL><LI>Max Depth = 36<LI>Call Chain = WaitResponse &rArr; strstr
  532. </UL>
  533. <BR>[Calls]<UL><LI><a href="#[5c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Clear_DMA_Buffer
  534. <LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  535. <LI><a href="#[79]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strstr
  536. </UL>
  537. <BR>[Called By]<UL><LI><a href="#[6d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MWaitReady
  538. <LI><a href="#[98]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  539. </UL>
  540. <P><STRONG><a name="[59]"></a>__aeabi_errno_addr</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, errno.o(i.__aeabi_errno_addr))
  541. <BR><BR>[Called By]<UL><LI><a href="#[58]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_strtoul
  542. <LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strtol
  543. </UL>
  544. <P><STRONG><a name="[b2]"></a>__rt_errno_addr</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, errno.o(i.__aeabi_errno_addr), UNUSED)
  545. <P><STRONG><a name="[b3]"></a>__scatterload_copy</STRONG> (Thumb, 14 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_copy), UNUSED)
  546. <P><STRONG><a name="[b4]"></a>__scatterload_null</STRONG> (Thumb, 2 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_null), UNUSED)
  547. <P><STRONG><a name="[b5]"></a>__scatterload_zeroinit</STRONG> (Thumb, 14 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_zeroinit), UNUSED)
  548. <P><STRONG><a name="[74]"></a>dma_channel_disable</STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_channel_disable))
  549. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_channel_disable
  550. </UL>
  551. <BR>[Calls]<UL><LI><a href="#[7a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  552. </UL>
  553. <BR>[Called By]<UL><LI><a href="#[2f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USART0_IRQHandler
  554. </UL>
  555. <P><STRONG><a name="[75]"></a>dma_channel_enable</STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_channel_enable))
  556. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_channel_enable
  557. </UL>
  558. <BR>[Calls]<UL><LI><a href="#[7a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  559. </UL>
  560. <BR>[Called By]<UL><LI><a href="#[82]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  561. <LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  562. <LI><a href="#[2f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USART0_IRQHandler
  563. </UL>
  564. <P><STRONG><a name="[7b]"></a>dma_circulation_disable</STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_circulation_disable))
  565. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_circulation_disable
  566. </UL>
  567. <BR>[Calls]<UL><LI><a href="#[7a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  568. </UL>
  569. <BR>[Called By]<UL><LI><a href="#[82]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  570. <LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  571. </UL>
  572. <P><STRONG><a name="[7c]"></a>dma_config</STRONG> (Thumb, 122 bytes, Stack size 32 bytes, usart.o(i.dma_config))
  573. <BR><BR>[Stack]<UL><LI>Max Depth = 56<LI>Call Chain = dma_config &rArr; dma_init
  574. </UL>
  575. <BR>[Calls]<UL><LI><a href="#[80]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_dma_transmit_config
  576. <LI><a href="#[7f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_memory_to_memory_disable
  577. <LI><a href="#[81]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_interrupt_enable
  578. <LI><a href="#[7e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_init
  579. <LI><a href="#[7d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_deinit
  580. <LI><a href="#[7b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_circulation_disable
  581. <LI><a href="#[63]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  582. <LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_enable
  583. </UL>
  584. <BR>[Called By]<UL><LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  585. <LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  586. </UL>
  587. <P><STRONG><a name="[82]"></a>dma_config_change</STRONG> (Thumb, 120 bytes, Stack size 40 bytes, usart.o(i.dma_config_change))
  588. <BR><BR>[Stack]<UL><LI>Max Depth = 64<LI>Call Chain = dma_config_change &rArr; dma_init
  589. </UL>
  590. <BR>[Calls]<UL><LI><a href="#[80]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_dma_transmit_config
  591. <LI><a href="#[7f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_memory_to_memory_disable
  592. <LI><a href="#[81]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_interrupt_enable
  593. <LI><a href="#[7e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_init
  594. <LI><a href="#[7d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_deinit
  595. <LI><a href="#[7b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_circulation_disable
  596. <LI><a href="#[63]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  597. <LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_enable
  598. </UL>
  599. <BR>[Called By]<UL><LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  600. </UL>
  601. <P><STRONG><a name="[7d]"></a>dma_deinit</STRONG> (Thumb, 112 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_deinit))
  602. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_deinit
  603. </UL>
  604. <BR>[Calls]<UL><LI><a href="#[7a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  605. </UL>
  606. <BR>[Called By]<UL><LI><a href="#[82]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  607. <LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  608. </UL>
  609. <P><STRONG><a name="[7e]"></a>dma_init</STRONG> (Thumb, 302 bytes, Stack size 24 bytes, gd32f10x_dma.o(i.dma_init))
  610. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = dma_init
  611. </UL>
  612. <BR>[Calls]<UL><LI><a href="#[7a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  613. </UL>
  614. <BR>[Called By]<UL><LI><a href="#[82]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  615. <LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  616. </UL>
  617. <P><STRONG><a name="[81]"></a>dma_interrupt_enable</STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_interrupt_enable))
  618. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_interrupt_enable
  619. </UL>
  620. <BR>[Calls]<UL><LI><a href="#[7a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  621. </UL>
  622. <BR>[Called By]<UL><LI><a href="#[82]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  623. <LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  624. </UL>
  625. <P><STRONG><a name="[5d]"></a>dma_interrupt_flag_clear</STRONG> (Thumb, 16 bytes, Stack size 8 bytes, gd32f10x_dma.o(i.dma_interrupt_flag_clear))
  626. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = dma_interrupt_flag_clear
  627. </UL>
  628. <BR>[Called By]<UL><LI><a href="#[19]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;DMA0_Channel4_IRQHandler
  629. </UL>
  630. <P><STRONG><a name="[7f]"></a>dma_memory_to_memory_disable</STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_memory_to_memory_disable))
  631. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_memory_to_memory_disable
  632. </UL>
  633. <BR>[Calls]<UL><LI><a href="#[7a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  634. </UL>
  635. <BR>[Called By]<UL><LI><a href="#[82]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  636. <LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  637. </UL>
  638. <P><STRONG><a name="[95]"></a>free</STRONG> (Thumb, 76 bytes, Stack size 8 bytes, malloc.o(i.free))
  639. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = free
  640. </UL>
  641. <BR>[Called By]<UL><LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  642. <LI><a href="#[98]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  643. </UL>
  644. <P><STRONG><a name="[a1]"></a>fwdgt_counter_reload</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_fwdgt.o(i.fwdgt_counter_reload))
  645. <BR><BR>[Called By]<UL><LI><a href="#[97]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
  646. </UL>
  647. <P><STRONG><a name="[a0]"></a>fwdgt_write_enable</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_fwdgt.o(i.fwdgt_write_enable))
  648. <BR><BR>[Called By]<UL><LI><a href="#[97]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
  649. </UL>
  650. <P><STRONG><a name="[84]"></a>gd_EC800M_pin_init</STRONG> (Thumb, 62 bytes, Stack size 8 bytes, usart.o(i.gd_EC800M_pin_init))
  651. <BR><BR>[Stack]<UL><LI>Max Depth = 28<LI>Call Chain = gd_EC800M_pin_init &rArr; gpio_init
  652. </UL>
  653. <BR>[Calls]<UL><LI><a href="#[63]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  654. <LI><a href="#[64]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_init
  655. </UL>
  656. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  657. </UL>
  658. <P><STRONG><a name="[85]"></a>gd_com_init</STRONG> (Thumb, 210 bytes, Stack size 16 bytes, usart.o(i.gd_com_init))
  659. <BR><BR>[Stack]<UL><LI>Max Depth = 128<LI>Call Chain = gd_com_init &rArr; usart_baudrate_set &rArr; rcu_clock_freq_get
  660. </UL>
  661. <BR>[Calls]<UL><LI><a href="#[89]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_word_length_set
  662. <LI><a href="#[8f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_transmit_config
  663. <LI><a href="#[8a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_stop_bit_set
  664. <LI><a href="#[8e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_receive_config
  665. <LI><a href="#[8b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_parity_config
  666. <LI><a href="#[91]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_interrupt_enable
  667. <LI><a href="#[8c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_hardware_flow_rts_config
  668. <LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_hardware_flow_cts_config
  669. <LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_enable
  670. <LI><a href="#[87]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_deinit
  671. <LI><a href="#[88]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_baudrate_set
  672. <LI><a href="#[86]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_pin_remap_config
  673. <LI><a href="#[63]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  674. <LI><a href="#[64]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_init
  675. </UL>
  676. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  677. </UL>
  678. <P><STRONG><a name="[68]"></a>gd_pull_EC800M_pwr_down</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, usart.o(i.gd_pull_EC800M_pwr_down))
  679. <BR><BR>[Called By]<UL><LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  680. </UL>
  681. <P><STRONG><a name="[66]"></a>gd_pull_EC800M_pwr_up</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, usart.o(i.gd_pull_EC800M_pwr_up))
  682. <BR><BR>[Called By]<UL><LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  683. </UL>
  684. <P><STRONG><a name="[67]"></a>gd_pull_EC800M_rst_down</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, usart.o(i.gd_pull_EC800M_rst_down))
  685. <BR><BR>[Called By]<UL><LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  686. </UL>
  687. <P><STRONG><a name="[69]"></a>gd_pull_EC800M_rst_up</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, usart.o(i.gd_pull_EC800M_rst_up))
  688. <BR><BR>[Called By]<UL><LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  689. </UL>
  690. <P><STRONG><a name="[65]"></a>gpio_bit_set</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_gpio.o(i.gpio_bit_set))
  691. <BR><BR>[Called By]<UL><LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  692. </UL>
  693. <P><STRONG><a name="[64]"></a>gpio_init</STRONG> (Thumb, 172 bytes, Stack size 20 bytes, gd32f10x_gpio.o(i.gpio_init))
  694. <BR><BR>[Stack]<UL><LI>Max Depth = 20<LI>Call Chain = gpio_init
  695. </UL>
  696. <BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  697. <LI><a href="#[84]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_EC800M_pin_init
  698. <LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  699. </UL>
  700. <P><STRONG><a name="[86]"></a>gpio_pin_remap_config</STRONG> (Thumb, 138 bytes, Stack size 20 bytes, gd32f10x_gpio.o(i.gpio_pin_remap_config))
  701. <BR><BR>[Stack]<UL><LI>Max Depth = 20<LI>Call Chain = gpio_pin_remap_config
  702. </UL>
  703. <BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  704. </UL>
  705. <P><STRONG><a name="[92]"></a>load_ota_message_config_params</STRONG> (Thumb, 112 bytes, Stack size 16 bytes, ota_message.o(i.load_ota_message_config_params))
  706. <BR><BR>[Stack]<UL><LI>Max Depth = 288<LI>Call Chain = load_ota_message_config_params &rArr; WaitForUpData &rArr; extract_data_from_buffer &rArr; __0sscanf &rArr; __vfscanf_char &rArr; __vfscanf &rArr; _scanf_int
  707. </UL>
  708. <BR>[Calls]<UL><LI><a href="#[82]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  709. <LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  710. <LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MSendCmd
  711. <LI><a href="#[94]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;parseIntField
  712. <LI><a href="#[76]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitForUpData
  713. <LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  714. <LI><a href="#[93]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;malloc
  715. <LI><a href="#[95]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;free
  716. </UL>
  717. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  718. </UL>
  719. <P><STRONG><a name="[46]"></a>main</STRONG> (Thumb, 68 bytes, Stack size 0 bytes, main.o(i.main))
  720. <BR><BR>[Stack]<UL><LI>Max Depth = 300<LI>Call Chain = main &rArr; my_test &rArr; WaitResponse &rArr; strstr
  721. </UL>
  722. <BR>[Calls]<UL><LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_config
  723. <LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  724. <LI><a href="#[84]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_EC800M_pin_init
  725. <LI><a href="#[6d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MWaitReady
  726. <LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  727. <LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  728. <LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  729. <LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  730. <LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Init
  731. <LI><a href="#[97]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
  732. <LI><a href="#[98]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  733. </UL>
  734. <BR>[Address Reference Count : 1]<UL><LI> entry9a.o(.ARM.Collect$$$$0000000B)
  735. </UL>
  736. <P><STRONG><a name="[93]"></a>malloc</STRONG> (Thumb, 92 bytes, Stack size 20 bytes, malloc.o(i.malloc))
  737. <BR><BR>[Stack]<UL><LI>Max Depth = 20<LI>Call Chain = malloc
  738. </UL>
  739. <BR>[Called By]<UL><LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  740. </UL>
  741. <P><STRONG><a name="[98]"></a>my_test</STRONG> (Thumb, 290 bytes, Stack size 264 bytes, main.o(i.my_test))
  742. <BR><BR>[Stack]<UL><LI>Max Depth = 300<LI>Call Chain = my_test &rArr; WaitResponse &rArr; strstr
  743. </UL>
  744. <BR>[Calls]<UL><LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitResponse
  745. <LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MSendCmd
  746. <LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  747. <LI><a href="#[95]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;free
  748. <LI><a href="#[9c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strcpy
  749. <LI><a href="#[9a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strlen
  750. <LI><a href="#[9b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr4
  751. <LI><a href="#[99]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memcpy4
  752. </UL>
  753. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  754. </UL>
  755. <P><STRONG><a name="[96]"></a>nvic_config</STRONG> (Thumb, 32 bytes, Stack size 8 bytes, usart.o(i.nvic_config))
  756. <BR><BR>[Stack]<UL><LI>Max Depth = 32<LI>Call Chain = nvic_config &rArr; nvic_irq_enable
  757. </UL>
  758. <BR>[Calls]<UL><LI><a href="#[9d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_priority_group_set
  759. <LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_irq_enable
  760. </UL>
  761. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  762. </UL>
  763. <P><STRONG><a name="[9e]"></a>nvic_irq_enable</STRONG> (Thumb, 162 bytes, Stack size 24 bytes, gd32f10x_misc.o(i.nvic_irq_enable))
  764. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = nvic_irq_enable
  765. </UL>
  766. <BR>[Calls]<UL><LI><a href="#[9d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_priority_group_set
  767. </UL>
  768. <BR>[Called By]<UL><LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_config
  769. </UL>
  770. <P><STRONG><a name="[9d]"></a>nvic_priority_group_set</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_misc.o(i.nvic_priority_group_set))
  771. <BR><BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_irq_enable
  772. <LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_config
  773. </UL>
  774. <P><STRONG><a name="[70]"></a>nvic_vector_table_set</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_misc.o(i.nvic_vector_table_set))
  775. <BR><BR>[Called By]<UL><LI><a href="#[47]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SystemInit
  776. </UL>
  777. <P><STRONG><a name="[94]"></a>parseIntField</STRONG> (Thumb, 42 bytes, Stack size 24 bytes, ota_message.o(i.parseIntField))
  778. <BR><BR>[Stack]<UL><LI>Max Depth = 96<LI>Call Chain = parseIntField &rArr; strtol &rArr; _strtoul
  779. </UL>
  780. <BR>[Calls]<UL><LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strtol
  781. <LI><a href="#[9a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strlen
  782. <LI><a href="#[79]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strstr
  783. </UL>
  784. <BR>[Called By]<UL><LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  785. </UL>
  786. <P><STRONG><a name="[a2]"></a>rcu_clock_freq_get</STRONG> (Thumb, 264 bytes, Stack size 80 bytes, gd32f10x_rcu.o(i.rcu_clock_freq_get))
  787. <BR><BR>[Stack]<UL><LI>Max Depth = 80<LI>Call Chain = rcu_clock_freq_get
  788. </UL>
  789. <BR>[Called By]<UL><LI><a href="#[88]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_baudrate_set
  790. </UL>
  791. <P><STRONG><a name="[63]"></a>rcu_periph_clock_enable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_clock_enable))
  792. <BR><BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  793. <LI><a href="#[84]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_EC800M_pin_init
  794. <LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  795. <LI><a href="#[82]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  796. <LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  797. </UL>
  798. <P><STRONG><a name="[a4]"></a>rcu_periph_reset_disable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_reset_disable))
  799. <BR><BR>[Called By]<UL><LI><a href="#[87]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_deinit
  800. </UL>
  801. <P><STRONG><a name="[a3]"></a>rcu_periph_reset_enable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_reset_enable))
  802. <BR><BR>[Called By]<UL><LI><a href="#[87]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_deinit
  803. </UL>
  804. <P><STRONG><a name="[5f]"></a>systick_clksource_set</STRONG> (Thumb, 40 bytes, Stack size 0 bytes, gd32f10x_misc.o(i.systick_clksource_set))
  805. <BR><BR>[Called By]<UL><LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Init
  806. </UL>
  807. <P><STRONG><a name="[97]"></a>task_fwdgt_reload</STRONG> (Thumb, 12 bytes, Stack size 8 bytes, main.o(i.task_fwdgt_reload))
  808. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = task_fwdgt_reload
  809. </UL>
  810. <BR>[Calls]<UL><LI><a href="#[a0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fwdgt_write_enable
  811. <LI><a href="#[a1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fwdgt_counter_reload
  812. </UL>
  813. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  814. </UL>
  815. <P><STRONG><a name="[88]"></a>usart_baudrate_set</STRONG> (Thumb, 136 bytes, Stack size 32 bytes, gd32f10x_usart.o(i.usart_baudrate_set))
  816. <BR><BR>[Stack]<UL><LI>Max Depth = 112<LI>Call Chain = usart_baudrate_set &rArr; rcu_clock_freq_get
  817. </UL>
  818. <BR>[Calls]<UL><LI><a href="#[a2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_clock_freq_get
  819. </UL>
  820. <BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  821. </UL>
  822. <P><STRONG><a name="[73]"></a>usart_data_receive</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_data_receive))
  823. <BR><BR>[Called By]<UL><LI><a href="#[2f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USART0_IRQHandler
  824. </UL>
  825. <P><STRONG><a name="[6b]"></a>usart_data_transmit</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_data_transmit))
  826. <BR><BR>[Called By]<UL><LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MSendCmd
  827. </UL>
  828. <P><STRONG><a name="[87]"></a>usart_deinit</STRONG> (Thumb, 136 bytes, Stack size 8 bytes, gd32f10x_usart.o(i.usart_deinit))
  829. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = usart_deinit
  830. </UL>
  831. <BR>[Calls]<UL><LI><a href="#[a3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_enable
  832. <LI><a href="#[a4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_disable
  833. </UL>
  834. <BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  835. </UL>
  836. <P><STRONG><a name="[80]"></a>usart_dma_transmit_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_dma_transmit_config))
  837. <BR><BR>[Called By]<UL><LI><a href="#[82]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  838. <LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  839. </UL>
  840. <P><STRONG><a name="[90]"></a>usart_enable</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_enable))
  841. <BR><BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  842. </UL>
  843. <P><STRONG><a name="[6c]"></a>usart_flag_get</STRONG> (Thumb, 30 bytes, Stack size 8 bytes, gd32f10x_usart.o(i.usart_flag_get))
  844. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = usart_flag_get
  845. </UL>
  846. <BR>[Called By]<UL><LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MSendCmd
  847. </UL>
  848. <P><STRONG><a name="[8d]"></a>usart_hardware_flow_cts_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_hardware_flow_cts_config))
  849. <BR><BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  850. </UL>
  851. <P><STRONG><a name="[8c]"></a>usart_hardware_flow_rts_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_hardware_flow_rts_config))
  852. <BR><BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  853. </UL>
  854. <P><STRONG><a name="[91]"></a>usart_interrupt_enable</STRONG> (Thumb, 26 bytes, Stack size 8 bytes, gd32f10x_usart.o(i.usart_interrupt_enable))
  855. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = usart_interrupt_enable
  856. </UL>
  857. <BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  858. </UL>
  859. <P><STRONG><a name="[72]"></a>usart_interrupt_flag_clear</STRONG> (Thumb, 26 bytes, Stack size 8 bytes, gd32f10x_usart.o(i.usart_interrupt_flag_clear))
  860. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = usart_interrupt_flag_clear
  861. </UL>
  862. <BR>[Called By]<UL><LI><a href="#[2f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USART0_IRQHandler
  863. </UL>
  864. <P><STRONG><a name="[71]"></a>usart_interrupt_flag_get</STRONG> (Thumb, 56 bytes, Stack size 16 bytes, gd32f10x_usart.o(i.usart_interrupt_flag_get))
  865. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = usart_interrupt_flag_get
  866. </UL>
  867. <BR>[Called By]<UL><LI><a href="#[2f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USART0_IRQHandler
  868. </UL>
  869. <P><STRONG><a name="[8b]"></a>usart_parity_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_parity_config))
  870. <BR><BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  871. </UL>
  872. <P><STRONG><a name="[8e]"></a>usart_receive_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_receive_config))
  873. <BR><BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  874. </UL>
  875. <P><STRONG><a name="[8a]"></a>usart_stop_bit_set</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_stop_bit_set))
  876. <BR><BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  877. </UL>
  878. <P><STRONG><a name="[8f]"></a>usart_transmit_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_transmit_config))
  879. <BR><BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  880. </UL>
  881. <P><STRONG><a name="[89]"></a>usart_word_length_set</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_word_length_set))
  882. <BR><BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  883. </UL>
  884. <P>
  885. <H3>
  886. Local Symbols
  887. </H3>
  888. <P><STRONG><a name="[9f]"></a>system_clock_108m_hxtal</STRONG> (Thumb, 182 bytes, Stack size 0 bytes, system_gd32f10x.o(i.system_clock_108m_hxtal))
  889. <BR><BR>[Called By]<UL><LI><a href="#[6f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_config
  890. </UL>
  891. <P><STRONG><a name="[6f]"></a>system_clock_config</STRONG> (Thumb, 8 bytes, Stack size 8 bytes, system_gd32f10x.o(i.system_clock_config))
  892. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = system_clock_config
  893. </UL>
  894. <BR>[Calls]<UL><LI><a href="#[9f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_108m_hxtal
  895. </UL>
  896. <BR>[Called By]<UL><LI><a href="#[47]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SystemInit
  897. </UL>
  898. <P><STRONG><a name="[78]"></a>checksum</STRONG> (Thumb, 66 bytes, Stack size 16 bytes, ota_message.o(i.checksum))
  899. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = checksum
  900. </UL>
  901. <BR>[Called By]<UL><LI><a href="#[76]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitForUpData
  902. </UL>
  903. <P><STRONG><a name="[77]"></a>extract_data_from_buffer</STRONG> (Thumb, 78 bytes, Stack size 32 bytes, ota_message.o(i.extract_data_from_buffer))
  904. <BR><BR>[Stack]<UL><LI>Max Depth = 248<LI>Call Chain = extract_data_from_buffer &rArr; __0sscanf &rArr; __vfscanf_char &rArr; __vfscanf &rArr; _scanf_int
  905. </UL>
  906. <BR>[Calls]<UL><LI><a href="#[52]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__0sscanf
  907. <LI><a href="#[83]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strchr
  908. <LI><a href="#[79]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strstr
  909. </UL>
  910. <BR>[Called By]<UL><LI><a href="#[76]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitForUpData
  911. </UL>
  912. <P><STRONG><a name="[7a]"></a>dma_periph_and_channel_check</STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32f10x_dma.o(i.dma_periph_and_channel_check))
  913. <BR><BR>[Called By]<UL><LI><a href="#[7f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_memory_to_memory_disable
  914. <LI><a href="#[81]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_interrupt_enable
  915. <LI><a href="#[7e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_init
  916. <LI><a href="#[7d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_deinit
  917. <LI><a href="#[7b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_circulation_disable
  918. <LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_enable
  919. <LI><a href="#[74]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_disable
  920. </UL>
  921. <P><STRONG><a name="[4b]"></a>_scanf_char_input</STRONG> (Thumb, 12 bytes, Stack size 0 bytes, scanf_char.o(.text))
  922. <BR>[Address Reference Count : 1]<UL><LI> scanf_char.o(.text)
  923. </UL><P>
  924. <H3>
  925. Undefined Global Symbols
  926. </H3><HR></body></html>