bootloader.htm 45 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704
  1. <!doctype html public "-//w3c//dtd html 4.0 transitional//en">
  2. <html><head>
  3. <title>Static Call Graph - [..\OBJ\bootloader.axf]</title></head>
  4. <body><HR>
  5. <H1>Static Call Graph for image ..\OBJ\bootloader.axf</H1><HR>
  6. <BR><P>#&#060CALLGRAPH&#062# ARM Linker, 5060960: Last Updated: Fri Oct 27 20:23:53 2023
  7. <BR><P>
  8. <H3>Maximum Stack Usage = 2172 bytes + Unknown(Cycles, Untraceable Function Pointers)</H3><H3>
  9. Call chain for Maximum Stack Depth:</H3>
  10. main &rArr; BootLoader_Brance &rArr; FLASH_Write &rArr; FLASH_WriteNotErase &rArr; fmc_halfword_program &rArr; fmc_bank1_ready_wait
  11. <P>
  12. <H3>
  13. Mutually Recursive functions
  14. </H3> <LI><a href="#[1c]">ADC0_1_IRQHandler</a>&nbsp;&nbsp;&nbsp;&rArr;&nbsp;&nbsp;&nbsp;<a href="#[1c]">ADC0_1_IRQHandler</a><BR>
  15. </UL>
  16. <P>
  17. <H3>
  18. Function Pointers
  19. </H3><UL>
  20. <LI><a href="#[1c]">ADC0_1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  21. <LI><a href="#[39]">ADC2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  22. <LI><a href="#[4]">BusFault_Handler</a> from gd32f10x_it.o(i.BusFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  23. <LI><a href="#[20]">CAN0_EWMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  24. <LI><a href="#[1f]">CAN0_RX1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  25. <LI><a href="#[15]">DMA0_Channel0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  26. <LI><a href="#[16]">DMA0_Channel1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  27. <LI><a href="#[17]">DMA0_Channel2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  28. <LI><a href="#[18]">DMA0_Channel3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  29. <LI><a href="#[19]">DMA0_Channel4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  30. <LI><a href="#[1a]">DMA0_Channel5_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  31. <LI><a href="#[1b]">DMA0_Channel6_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  32. <LI><a href="#[42]">DMA1_Channel0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  33. <LI><a href="#[43]">DMA1_Channel1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  34. <LI><a href="#[44]">DMA1_Channel2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  35. <LI><a href="#[45]">DMA1_Channel3_4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  36. <LI><a href="#[7]">DebugMon_Handler</a> from gd32f10x_it.o(i.DebugMon_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  37. <LI><a href="#[3a]">EXMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  38. <LI><a href="#[10]">EXTI0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  39. <LI><a href="#[32]">EXTI10_15_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  40. <LI><a href="#[11]">EXTI1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  41. <LI><a href="#[12]">EXTI2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  42. <LI><a href="#[13]">EXTI3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  43. <LI><a href="#[14]">EXTI4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  44. <LI><a href="#[21]">EXTI5_9_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  45. <LI><a href="#[e]">FMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  46. <LI><a href="#[2]">HardFault_Handler</a> from gd32f10x_it.o(i.HardFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  47. <LI><a href="#[2a]">I2C0_ER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  48. <LI><a href="#[29]">I2C0_EV_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  49. <LI><a href="#[2c]">I2C1_ER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  50. <LI><a href="#[2b]">I2C1_EV_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  51. <LI><a href="#[b]">LVD_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  52. <LI><a href="#[3]">MemManage_Handler</a> from gd32f10x_it.o(i.MemManage_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  53. <LI><a href="#[1]">NMI_Handler</a> from gd32f10x_it.o(i.NMI_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  54. <LI><a href="#[8]">PendSV_Handler</a> from gd32f10x_it.o(i.PendSV_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  55. <LI><a href="#[f]">RCU_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  56. <LI><a href="#[33]">RTC_Alarm_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  57. <LI><a href="#[d]">RTC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  58. <LI><a href="#[0]">Reset_Handler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  59. <LI><a href="#[3b]">SDIO_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  60. <LI><a href="#[2d]">SPI0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  61. <LI><a href="#[2e]">SPI1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  62. <LI><a href="#[3d]">SPI2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  63. <LI><a href="#[6]">SVC_Handler</a> from gd32f10x_it.o(i.SVC_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  64. <LI><a href="#[9]">SysTick_Handler</a> from gd32f10x_it.o(i.SysTick_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  65. <LI><a href="#[47]">SystemInit</a> from system_gd32f10x.o(i.SystemInit) referenced from startup_gd32f10x_xd.o(.text)
  66. <LI><a href="#[c]">TAMPER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  67. <LI><a href="#[22]">TIMER0_BRK_TIMER8_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  68. <LI><a href="#[25]">TIMER0_Channel_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  69. <LI><a href="#[24]">TIMER0_TRG_CMT_TIMER10_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  70. <LI><a href="#[23]">TIMER0_UP_TIMER9_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  71. <LI><a href="#[26]">TIMER1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  72. <LI><a href="#[27]">TIMER2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  73. <LI><a href="#[28]">TIMER3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  74. <LI><a href="#[3c]">TIMER4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  75. <LI><a href="#[40]">TIMER5_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  76. <LI><a href="#[41]">TIMER6_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  77. <LI><a href="#[35]">TIMER7_BRK_TIMER11_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  78. <LI><a href="#[38]">TIMER7_Channel_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  79. <LI><a href="#[37]">TIMER7_TRG_CMT_TIMER13_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  80. <LI><a href="#[36]">TIMER7_UP_TIMER12_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  81. <LI><a href="#[3e]">UART3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  82. <LI><a href="#[3f]">UART4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  83. <LI><a href="#[2f]">USART0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  84. <LI><a href="#[30]">USART1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  85. <LI><a href="#[31]">USART2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  86. <LI><a href="#[1d]">USBD_HP_CAN0_TX_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  87. <LI><a href="#[1e]">USBD_LP_CAN0_RX0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  88. <LI><a href="#[34]">USBD_WKUP_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  89. <LI><a href="#[5]">UsageFault_Handler</a> from gd32f10x_it.o(i.UsageFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  90. <LI><a href="#[a]">WWDGT_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  91. <LI><a href="#[48]">__main</a> from entry.o(.ARM.Collect$$$$00000000) referenced from startup_gd32f10x_xd.o(.text)
  92. <LI><a href="#[46]">main</a> from main.o(i.main) referenced from entry9a.o(.ARM.Collect$$$$0000000B)
  93. </UL>
  94. <P>
  95. <H3>
  96. Global Symbols
  97. </H3>
  98. <P><STRONG><a name="[48]"></a>__main</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry.o(.ARM.Collect$$$$00000000))
  99. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(.text)
  100. </UL>
  101. <P><STRONG><a name="[7a]"></a>_main_stk</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry2.o(.ARM.Collect$$$$00000001))
  102. <P><STRONG><a name="[49]"></a>_main_scatterload</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry5.o(.ARM.Collect$$$$00000004))
  103. <BR><BR>[Calls]<UL><LI><a href="#[4a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload
  104. </UL>
  105. <P><STRONG><a name="[4e]"></a>__main_after_scatterload</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry5.o(.ARM.Collect$$$$00000004))
  106. <BR><BR>[Called By]<UL><LI><a href="#[4a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload
  107. </UL>
  108. <P><STRONG><a name="[7b]"></a>_main_clock</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry7b.o(.ARM.Collect$$$$00000008))
  109. <P><STRONG><a name="[7c]"></a>_main_cpp_init</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry8b.o(.ARM.Collect$$$$0000000A))
  110. <P><STRONG><a name="[7d]"></a>_main_init</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry9a.o(.ARM.Collect$$$$0000000B))
  111. <P><STRONG><a name="[7e]"></a>__rt_lib_shutdown_fini</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry12b.o(.ARM.Collect$$$$0000000E))
  112. <P><STRONG><a name="[7f]"></a>__rt_final_cpp</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry10a.o(.ARM.Collect$$$$0000000F))
  113. <P><STRONG><a name="[80]"></a>__rt_final_exit</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry11a.o(.ARM.Collect$$$$00000011))
  114. <P><STRONG><a name="[63]"></a>MSR_SP</STRONG> (Thumb, 6 bytes, Stack size 0 bytes, boot.o(.emb_text))
  115. <BR><BR>[Called By]<UL><LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
  116. </UL>
  117. <P><STRONG><a name="[0]"></a>Reset_Handler</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  118. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  119. </UL>
  120. <P><STRONG><a name="[1c]"></a>ADC0_1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  121. <BR><BR>[Calls]<UL><LI><a href="#[1c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;ADC0_1_IRQHandler
  122. </UL>
  123. <BR>[Called By]<UL><LI><a href="#[1c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;ADC0_1_IRQHandler
  124. </UL>
  125. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  126. </UL>
  127. <P><STRONG><a name="[39]"></a>ADC2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  128. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  129. </UL>
  130. <P><STRONG><a name="[20]"></a>CAN0_EWMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  131. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  132. </UL>
  133. <P><STRONG><a name="[1f]"></a>CAN0_RX1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  134. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  135. </UL>
  136. <P><STRONG><a name="[15]"></a>DMA0_Channel0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  137. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  138. </UL>
  139. <P><STRONG><a name="[16]"></a>DMA0_Channel1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  140. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  141. </UL>
  142. <P><STRONG><a name="[17]"></a>DMA0_Channel2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  143. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  144. </UL>
  145. <P><STRONG><a name="[18]"></a>DMA0_Channel3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  146. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  147. </UL>
  148. <P><STRONG><a name="[19]"></a>DMA0_Channel4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  149. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  150. </UL>
  151. <P><STRONG><a name="[1a]"></a>DMA0_Channel5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  152. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  153. </UL>
  154. <P><STRONG><a name="[1b]"></a>DMA0_Channel6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  155. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  156. </UL>
  157. <P><STRONG><a name="[42]"></a>DMA1_Channel0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  158. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  159. </UL>
  160. <P><STRONG><a name="[43]"></a>DMA1_Channel1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  161. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  162. </UL>
  163. <P><STRONG><a name="[44]"></a>DMA1_Channel2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  164. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  165. </UL>
  166. <P><STRONG><a name="[45]"></a>DMA1_Channel3_4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  167. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  168. </UL>
  169. <P><STRONG><a name="[3a]"></a>EXMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  170. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  171. </UL>
  172. <P><STRONG><a name="[10]"></a>EXTI0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  173. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  174. </UL>
  175. <P><STRONG><a name="[32]"></a>EXTI10_15_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  176. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  177. </UL>
  178. <P><STRONG><a name="[11]"></a>EXTI1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  179. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  180. </UL>
  181. <P><STRONG><a name="[12]"></a>EXTI2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  182. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  183. </UL>
  184. <P><STRONG><a name="[13]"></a>EXTI3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  185. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  186. </UL>
  187. <P><STRONG><a name="[14]"></a>EXTI4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  188. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  189. </UL>
  190. <P><STRONG><a name="[21]"></a>EXTI5_9_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  191. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  192. </UL>
  193. <P><STRONG><a name="[e]"></a>FMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  194. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  195. </UL>
  196. <P><STRONG><a name="[2a]"></a>I2C0_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  197. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  198. </UL>
  199. <P><STRONG><a name="[29]"></a>I2C0_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  200. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  201. </UL>
  202. <P><STRONG><a name="[2c]"></a>I2C1_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  203. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  204. </UL>
  205. <P><STRONG><a name="[2b]"></a>I2C1_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  206. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  207. </UL>
  208. <P><STRONG><a name="[b]"></a>LVD_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  209. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  210. </UL>
  211. <P><STRONG><a name="[f]"></a>RCU_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  212. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  213. </UL>
  214. <P><STRONG><a name="[33]"></a>RTC_Alarm_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  215. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  216. </UL>
  217. <P><STRONG><a name="[d]"></a>RTC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  218. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  219. </UL>
  220. <P><STRONG><a name="[3b]"></a>SDIO_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  221. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  222. </UL>
  223. <P><STRONG><a name="[2d]"></a>SPI0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  224. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  225. </UL>
  226. <P><STRONG><a name="[2e]"></a>SPI1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  227. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  228. </UL>
  229. <P><STRONG><a name="[3d]"></a>SPI2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  230. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  231. </UL>
  232. <P><STRONG><a name="[c]"></a>TAMPER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  233. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  234. </UL>
  235. <P><STRONG><a name="[22]"></a>TIMER0_BRK_TIMER8_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  236. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  237. </UL>
  238. <P><STRONG><a name="[25]"></a>TIMER0_Channel_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  239. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  240. </UL>
  241. <P><STRONG><a name="[24]"></a>TIMER0_TRG_CMT_TIMER10_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  242. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  243. </UL>
  244. <P><STRONG><a name="[23]"></a>TIMER0_UP_TIMER9_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  245. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  246. </UL>
  247. <P><STRONG><a name="[26]"></a>TIMER1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  248. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  249. </UL>
  250. <P><STRONG><a name="[27]"></a>TIMER2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  251. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  252. </UL>
  253. <P><STRONG><a name="[28]"></a>TIMER3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  254. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  255. </UL>
  256. <P><STRONG><a name="[3c]"></a>TIMER4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  257. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  258. </UL>
  259. <P><STRONG><a name="[40]"></a>TIMER5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  260. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  261. </UL>
  262. <P><STRONG><a name="[41]"></a>TIMER6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  263. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  264. </UL>
  265. <P><STRONG><a name="[35]"></a>TIMER7_BRK_TIMER11_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  266. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  267. </UL>
  268. <P><STRONG><a name="[38]"></a>TIMER7_Channel_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  269. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  270. </UL>
  271. <P><STRONG><a name="[37]"></a>TIMER7_TRG_CMT_TIMER13_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  272. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  273. </UL>
  274. <P><STRONG><a name="[36]"></a>TIMER7_UP_TIMER12_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  275. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  276. </UL>
  277. <P><STRONG><a name="[3e]"></a>UART3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  278. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  279. </UL>
  280. <P><STRONG><a name="[3f]"></a>UART4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  281. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  282. </UL>
  283. <P><STRONG><a name="[2f]"></a>USART0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  284. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  285. </UL>
  286. <P><STRONG><a name="[30]"></a>USART1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  287. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  288. </UL>
  289. <P><STRONG><a name="[31]"></a>USART2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  290. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  291. </UL>
  292. <P><STRONG><a name="[1d]"></a>USBD_HP_CAN0_TX_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  293. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  294. </UL>
  295. <P><STRONG><a name="[1e]"></a>USBD_LP_CAN0_RX0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  296. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  297. </UL>
  298. <P><STRONG><a name="[34]"></a>USBD_WKUP_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  299. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  300. </UL>
  301. <P><STRONG><a name="[a]"></a>WWDGT_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  302. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  303. </UL>
  304. <P><STRONG><a name="[4c]"></a>__aeabi_memset</STRONG> (Thumb, 14 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
  305. <BR><BR>[Called By]<UL><LI><a href="#[4d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_memset$wrapper
  306. <LI><a href="#[4b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr
  307. </UL>
  308. <P><STRONG><a name="[81]"></a>__aeabi_memset4</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
  309. <P><STRONG><a name="[82]"></a>__aeabi_memset8</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
  310. <P><STRONG><a name="[4b]"></a>__aeabi_memclr</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
  311. <BR><BR>[Calls]<UL><LI><a href="#[4c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memset
  312. </UL>
  313. <P><STRONG><a name="[52]"></a>__aeabi_memclr4</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text))
  314. <BR><BR>[Called By]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  315. </UL>
  316. <P><STRONG><a name="[83]"></a>__aeabi_memclr8</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
  317. <P><STRONG><a name="[4d]"></a>_memset$wrapper</STRONG> (Thumb, 18 bytes, Stack size 8 bytes, memseta.o(.text), UNUSED)
  318. <BR><BR>[Calls]<UL><LI><a href="#[4c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memset
  319. </UL>
  320. <P><STRONG><a name="[4a]"></a>__scatterload</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, init.o(.text))
  321. <BR><BR>[Calls]<UL><LI><a href="#[4e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__main_after_scatterload
  322. </UL>
  323. <BR>[Called By]<UL><LI><a href="#[49]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_main_scatterload
  324. </UL>
  325. <P><STRONG><a name="[84]"></a>__scatterload_rt2</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, init.o(.text), UNUSED)
  326. <P><STRONG><a name="[4f]"></a>BootLoader_Brance</STRONG> (Thumb, 136 bytes, Stack size 2064 bytes, boot.o(i.BootLoader_Brance))
  327. <BR><BR>[Stack]<UL><LI>Max Depth = 2172<LI>Call Chain = BootLoader_Brance &rArr; FLASH_Write &rArr; FLASH_WriteNotErase &rArr; fmc_halfword_program &rArr; fmc_bank1_ready_wait
  328. </UL>
  329. <BR>[Calls]<UL><LI><a href="#[51]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
  330. <LI><a href="#[55]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;clear_ota_message_config_block
  331. <LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
  332. <LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_Write
  333. <LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_Read
  334. <LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
  335. <LI><a href="#[52]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr4
  336. </UL>
  337. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  338. </UL>
  339. <P><STRONG><a name="[57]"></a>BootLoader_Clear</STRONG> (Thumb, 16 bytes, Stack size 8 bytes, boot.o(i.BootLoader_Clear))
  340. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = BootLoader_Clear &rArr; gpio_deinit
  341. </UL>
  342. <BR>[Calls]<UL><LI><a href="#[58]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_deinit
  343. </UL>
  344. <BR>[Called By]<UL><LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
  345. </UL>
  346. <P><STRONG><a name="[4]"></a>BusFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.BusFault_Handler))
  347. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  348. </UL>
  349. <P><STRONG><a name="[7]"></a>DebugMon_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.DebugMon_Handler))
  350. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  351. </UL>
  352. <P><STRONG><a name="[59]"></a>Delay_Init</STRONG> (Thumb, 10 bytes, Stack size 8 bytes, delay.o(i.Delay_Init))
  353. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = Delay_Init
  354. </UL>
  355. <BR>[Calls]<UL><LI><a href="#[5a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;systick_clksource_set
  356. </UL>
  357. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  358. </UL>
  359. <P><STRONG><a name="[5b]"></a>Delay_Ms</STRONG> (Thumb, 26 bytes, Stack size 4 bytes, delay.o(i.Delay_Ms))
  360. <BR><BR>[Stack]<UL><LI>Max Depth = 4<LI>Call Chain = Delay_Ms
  361. </UL>
  362. <BR>[Calls]<UL><LI><a href="#[5c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Us
  363. </UL>
  364. <BR>[Called By]<UL><LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  365. </UL>
  366. <P><STRONG><a name="[5c]"></a>Delay_Us</STRONG> (Thumb, 58 bytes, Stack size 0 bytes, delay.o(i.Delay_Us))
  367. <BR><BR>[Called By]<UL><LI><a href="#[5b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  368. </UL>
  369. <P><STRONG><a name="[5d]"></a>FLASH_ErasePage</STRONG> (Thumb, 38 bytes, Stack size 16 bytes, fmc.o(i.FLASH_ErasePage))
  370. <BR><BR>[Stack]<UL><LI>Max Depth = 32<LI>Call Chain = FLASH_ErasePage &rArr; fmc_page_erase &rArr; fmc_bank1_ready_wait
  371. </UL>
  372. <BR>[Calls]<UL><LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_page_erase
  373. </UL>
  374. <BR>[Called By]<UL><LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_Write
  375. </UL>
  376. <P><STRONG><a name="[53]"></a>FLASH_Read</STRONG> (Thumb, 80 bytes, Stack size 16 bytes, fmc.o(i.FLASH_Read))
  377. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = FLASH_Read
  378. </UL>
  379. <BR>[Called By]<UL><LI><a href="#[74]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  380. <LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_Write
  381. <LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  382. </UL>
  383. <P><STRONG><a name="[54]"></a>FLASH_Write</STRONG> (Thumb, 326 bytes, Stack size 64 bytes, fmc.o(i.FLASH_Write))
  384. <BR><BR>[Stack]<UL><LI>Max Depth = 108<LI>Call Chain = FLASH_Write &rArr; FLASH_WriteNotErase &rArr; fmc_halfword_program &rArr; fmc_bank1_ready_wait
  385. </UL>
  386. <BR>[Calls]<UL><LI><a href="#[5f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_unlock
  387. <LI><a href="#[61]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_lock
  388. <LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_WriteNotErase
  389. <LI><a href="#[5d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_ErasePage
  390. <LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_Read
  391. </UL>
  392. <BR>[Called By]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  393. <LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  394. </UL>
  395. <P><STRONG><a name="[60]"></a>FLASH_WriteNotErase</STRONG> (Thumb, 60 bytes, Stack size 24 bytes, fmc.o(i.FLASH_WriteNotErase))
  396. <BR><BR>[Stack]<UL><LI>Max Depth = 44<LI>Call Chain = FLASH_WriteNotErase &rArr; fmc_halfword_program &rArr; fmc_bank1_ready_wait
  397. </UL>
  398. <BR>[Calls]<UL><LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_halfword_program
  399. </UL>
  400. <BR>[Called By]<UL><LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_Write
  401. </UL>
  402. <P><STRONG><a name="[50]"></a>GD32_EraseFlash</STRONG> (Thumb, 208 bytes, Stack size 24 bytes, fmc.o(i.GD32_EraseFlash))
  403. <BR><BR>[Stack]<UL><LI>Max Depth = 40<LI>Call Chain = GD32_EraseFlash &rArr; fmc_page_erase &rArr; fmc_bank1_ready_wait
  404. </UL>
  405. <BR>[Calls]<UL><LI><a href="#[5f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_unlock
  406. <LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_page_erase
  407. <LI><a href="#[61]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_lock
  408. </UL>
  409. <BR>[Called By]<UL><LI><a href="#[55]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;clear_ota_message_config_block
  410. <LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  411. <LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  412. </UL>
  413. <P><STRONG><a name="[2]"></a>HardFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.HardFault_Handler))
  414. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  415. </UL>
  416. <P><STRONG><a name="[56]"></a>LOAD_A</STRONG> (Thumb, 44 bytes, Stack size 8 bytes, boot.o(i.LOAD_A))
  417. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = LOAD_A &rArr; BootLoader_Clear &rArr; gpio_deinit
  418. </UL>
  419. <BR>[Calls]<UL><LI><a href="#[57]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Clear
  420. <LI><a href="#[63]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;MSR_SP
  421. </UL>
  422. <BR>[Called By]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  423. <LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  424. </UL>
  425. <P><STRONG><a name="[3]"></a>MemManage_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.MemManage_Handler))
  426. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  427. </UL>
  428. <P><STRONG><a name="[1]"></a>NMI_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.NMI_Handler))
  429. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  430. </UL>
  431. <P><STRONG><a name="[8]"></a>PendSV_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.PendSV_Handler))
  432. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  433. </UL>
  434. <P><STRONG><a name="[64]"></a>SPI0_Init</STRONG> (Thumb, 94 bytes, Stack size 32 bytes, spi.o(i.SPI0_Init))
  435. <BR><BR>[Stack]<UL><LI>Max Depth = 52<LI>Call Chain = SPI0_Init &rArr; gpio_init
  436. </UL>
  437. <BR>[Calls]<UL><LI><a href="#[68]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_init
  438. <LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_deinit
  439. <LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_enable
  440. <LI><a href="#[65]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  441. <LI><a href="#[66]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_init
  442. </UL>
  443. <BR>[Called By]<UL><LI><a href="#[6c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Init
  444. </UL>
  445. <P><STRONG><a name="[6]"></a>SVC_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.SVC_Handler))
  446. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  447. </UL>
  448. <P><STRONG><a name="[9]"></a>SysTick_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.SysTick_Handler))
  449. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  450. </UL>
  451. <P><STRONG><a name="[47]"></a>SystemInit</STRONG> (Thumb, 196 bytes, Stack size 8 bytes, system_gd32f10x.o(i.SystemInit))
  452. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = SystemInit &rArr; system_clock_config
  453. </UL>
  454. <BR>[Calls]<UL><LI><a href="#[6b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_vector_table_set
  455. <LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_config
  456. </UL>
  457. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(.text)
  458. </UL>
  459. <P><STRONG><a name="[5]"></a>UsageFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.UsageFault_Handler))
  460. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  461. </UL>
  462. <P><STRONG><a name="[6c]"></a>W25Q32_Init</STRONG> (Thumb, 36 bytes, Stack size 8 bytes, w25q32.o(i.W25Q32_Init))
  463. <BR><BR>[Stack]<UL><LI>Max Depth = 60<LI>Call Chain = W25Q32_Init &rArr; SPI0_Init &rArr; gpio_init
  464. </UL>
  465. <BR>[Calls]<UL><LI><a href="#[6d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_set
  466. <LI><a href="#[65]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  467. <LI><a href="#[66]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_init
  468. <LI><a href="#[64]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
  469. </UL>
  470. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  471. </UL>
  472. <P><STRONG><a name="[85]"></a>__scatterload_copy</STRONG> (Thumb, 14 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_copy), UNUSED)
  473. <P><STRONG><a name="[86]"></a>__scatterload_null</STRONG> (Thumb, 2 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_null), UNUSED)
  474. <P><STRONG><a name="[87]"></a>__scatterload_zeroinit</STRONG> (Thumb, 14 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_zeroinit), UNUSED)
  475. <P><STRONG><a name="[55]"></a>clear_ota_message_config_block</STRONG> (Thumb, 12 bytes, Stack size 8 bytes, ota_message.o(i.clear_ota_message_config_block))
  476. <BR><BR>[Stack]<UL><LI>Max Depth = 48<LI>Call Chain = clear_ota_message_config_block &rArr; GD32_EraseFlash &rArr; fmc_page_erase &rArr; fmc_bank1_ready_wait
  477. </UL>
  478. <BR>[Calls]<UL><LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
  479. </UL>
  480. <BR>[Called By]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  481. </UL>
  482. <P><STRONG><a name="[6e]"></a>fmc_bank0_ready_wait</STRONG> (Thumb, 34 bytes, Stack size 4 bytes, gd32f10x_fmc.o(i.fmc_bank0_ready_wait))
  483. <BR><BR>[Stack]<UL><LI>Max Depth = 4<LI>Call Chain = fmc_bank0_ready_wait
  484. </UL>
  485. <BR>[Calls]<UL><LI><a href="#[6f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_state_get
  486. </UL>
  487. <BR>[Called By]<UL><LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_page_erase
  488. <LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_halfword_program
  489. </UL>
  490. <P><STRONG><a name="[6f]"></a>fmc_bank0_state_get</STRONG> (Thumb, 44 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_bank0_state_get))
  491. <BR><BR>[Called By]<UL><LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_ready_wait
  492. </UL>
  493. <P><STRONG><a name="[70]"></a>fmc_bank1_ready_wait</STRONG> (Thumb, 34 bytes, Stack size 4 bytes, gd32f10x_fmc.o(i.fmc_bank1_ready_wait))
  494. <BR><BR>[Stack]<UL><LI>Max Depth = 4<LI>Call Chain = fmc_bank1_ready_wait
  495. </UL>
  496. <BR>[Calls]<UL><LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_state_get
  497. </UL>
  498. <BR>[Called By]<UL><LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_page_erase
  499. <LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_halfword_program
  500. </UL>
  501. <P><STRONG><a name="[71]"></a>fmc_bank1_state_get</STRONG> (Thumb, 44 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_bank1_state_get))
  502. <BR><BR>[Called By]<UL><LI><a href="#[70]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_ready_wait
  503. </UL>
  504. <P><STRONG><a name="[62]"></a>fmc_halfword_program</STRONG> (Thumb, 178 bytes, Stack size 16 bytes, gd32f10x_fmc.o(i.fmc_halfword_program))
  505. <BR><BR>[Stack]<UL><LI>Max Depth = 20<LI>Call Chain = fmc_halfword_program &rArr; fmc_bank1_ready_wait
  506. </UL>
  507. <BR>[Calls]<UL><LI><a href="#[70]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_ready_wait
  508. <LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_ready_wait
  509. </UL>
  510. <BR>[Called By]<UL><LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_WriteNotErase
  511. </UL>
  512. <P><STRONG><a name="[61]"></a>fmc_lock</STRONG> (Thumb, 34 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_lock))
  513. <BR><BR>[Called By]<UL><LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
  514. <LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_Write
  515. </UL>
  516. <P><STRONG><a name="[5e]"></a>fmc_page_erase</STRONG> (Thumb, 222 bytes, Stack size 12 bytes, gd32f10x_fmc.o(i.fmc_page_erase))
  517. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = fmc_page_erase &rArr; fmc_bank1_ready_wait
  518. </UL>
  519. <BR>[Calls]<UL><LI><a href="#[70]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_ready_wait
  520. <LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_ready_wait
  521. </UL>
  522. <BR>[Called By]<UL><LI><a href="#[5d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_ErasePage
  523. <LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
  524. </UL>
  525. <P><STRONG><a name="[5f]"></a>fmc_unlock</STRONG> (Thumb, 52 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_unlock))
  526. <BR><BR>[Called By]<UL><LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
  527. <LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_Write
  528. </UL>
  529. <P><STRONG><a name="[79]"></a>fwdgt_counter_reload</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_fwdgt.o(i.fwdgt_counter_reload))
  530. <BR><BR>[Called By]<UL><LI><a href="#[51]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
  531. </UL>
  532. <P><STRONG><a name="[78]"></a>fwdgt_write_enable</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_fwdgt.o(i.fwdgt_write_enable))
  533. <BR><BR>[Called By]<UL><LI><a href="#[51]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
  534. </UL>
  535. <P><STRONG><a name="[76]"></a>get_config_params</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, ota_message.o(i.get_config_params))
  536. <BR><BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  537. </UL>
  538. <P><STRONG><a name="[6d]"></a>gpio_bit_set</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_gpio.o(i.gpio_bit_set))
  539. <BR><BR>[Called By]<UL><LI><a href="#[6c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Init
  540. </UL>
  541. <P><STRONG><a name="[58]"></a>gpio_deinit</STRONG> (Thumb, 186 bytes, Stack size 8 bytes, gd32f10x_gpio.o(i.gpio_deinit))
  542. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = gpio_deinit
  543. </UL>
  544. <BR>[Calls]<UL><LI><a href="#[72]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_enable
  545. <LI><a href="#[73]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_disable
  546. </UL>
  547. <BR>[Called By]<UL><LI><a href="#[57]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Clear
  548. </UL>
  549. <P><STRONG><a name="[66]"></a>gpio_init</STRONG> (Thumb, 172 bytes, Stack size 20 bytes, gd32f10x_gpio.o(i.gpio_init))
  550. <BR><BR>[Stack]<UL><LI>Max Depth = 20<LI>Call Chain = gpio_init
  551. </UL>
  552. <BR>[Called By]<UL><LI><a href="#[6c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Init
  553. <LI><a href="#[64]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
  554. </UL>
  555. <P><STRONG><a name="[74]"></a>load_ota_message_config_params</STRONG> (Thumb, 38 bytes, Stack size 8 bytes, ota_message.o(i.load_ota_message_config_params))
  556. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = load_ota_message_config_params &rArr; FLASH_Read
  557. </UL>
  558. <BR>[Calls]<UL><LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_Read
  559. </UL>
  560. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  561. </UL>
  562. <P><STRONG><a name="[46]"></a>main</STRONG> (Thumb, 46 bytes, Stack size 0 bytes, main.o(i.main))
  563. <BR><BR>[Stack]<UL><LI>Max Depth = 2172<LI>Call Chain = main &rArr; BootLoader_Brance &rArr; FLASH_Write &rArr; FLASH_WriteNotErase &rArr; fmc_halfword_program &rArr; fmc_bank1_ready_wait
  564. </UL>
  565. <BR>[Calls]<UL><LI><a href="#[74]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  566. <LI><a href="#[76]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;get_config_params
  567. <LI><a href="#[6c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Init
  568. <LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Init
  569. <LI><a href="#[51]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
  570. <LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
  571. <LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  572. <LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  573. </UL>
  574. <BR>[Address Reference Count : 1]<UL><LI> entry9a.o(.ARM.Collect$$$$0000000B)
  575. </UL>
  576. <P><STRONG><a name="[75]"></a>my_test</STRONG> (Thumb, 48 bytes, Stack size 8 bytes, main.o(i.my_test))
  577. <BR><BR>[Stack]<UL><LI>Max Depth = 116<LI>Call Chain = my_test &rArr; FLASH_Write &rArr; FLASH_WriteNotErase &rArr; fmc_halfword_program &rArr; fmc_bank1_ready_wait
  578. </UL>
  579. <BR>[Calls]<UL><LI><a href="#[5b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  580. <LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
  581. <LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;FLASH_Write
  582. </UL>
  583. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  584. </UL>
  585. <P><STRONG><a name="[6b]"></a>nvic_vector_table_set</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_misc.o(i.nvic_vector_table_set))
  586. <BR><BR>[Called By]<UL><LI><a href="#[47]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SystemInit
  587. </UL>
  588. <P><STRONG><a name="[65]"></a>rcu_periph_clock_enable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_clock_enable))
  589. <BR><BR>[Called By]<UL><LI><a href="#[6c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Init
  590. <LI><a href="#[64]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
  591. </UL>
  592. <P><STRONG><a name="[73]"></a>rcu_periph_reset_disable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_reset_disable))
  593. <BR><BR>[Called By]<UL><LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_deinit
  594. <LI><a href="#[58]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_deinit
  595. </UL>
  596. <P><STRONG><a name="[72]"></a>rcu_periph_reset_enable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_reset_enable))
  597. <BR><BR>[Called By]<UL><LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_deinit
  598. <LI><a href="#[58]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_deinit
  599. </UL>
  600. <P><STRONG><a name="[69]"></a>spi_enable</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_spi.o(i.spi_enable))
  601. <BR><BR>[Called By]<UL><LI><a href="#[64]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
  602. </UL>
  603. <P><STRONG><a name="[67]"></a>spi_i2s_deinit</STRONG> (Thumb, 82 bytes, Stack size 8 bytes, gd32f10x_spi.o(i.spi_i2s_deinit))
  604. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = spi_i2s_deinit
  605. </UL>
  606. <BR>[Calls]<UL><LI><a href="#[72]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_enable
  607. <LI><a href="#[73]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_disable
  608. </UL>
  609. <BR>[Called By]<UL><LI><a href="#[64]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
  610. </UL>
  611. <P><STRONG><a name="[68]"></a>spi_init</STRONG> (Thumb, 50 bytes, Stack size 0 bytes, gd32f10x_spi.o(i.spi_init))
  612. <BR><BR>[Called By]<UL><LI><a href="#[64]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
  613. </UL>
  614. <P><STRONG><a name="[5a]"></a>systick_clksource_set</STRONG> (Thumb, 40 bytes, Stack size 0 bytes, gd32f10x_misc.o(i.systick_clksource_set))
  615. <BR><BR>[Called By]<UL><LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Init
  616. </UL>
  617. <P><STRONG><a name="[51]"></a>task_fwdgt_reload</STRONG> (Thumb, 12 bytes, Stack size 8 bytes, main.o(i.task_fwdgt_reload))
  618. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = task_fwdgt_reload
  619. </UL>
  620. <BR>[Calls]<UL><LI><a href="#[78]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fwdgt_write_enable
  621. <LI><a href="#[79]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fwdgt_counter_reload
  622. </UL>
  623. <BR>[Called By]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  624. <LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  625. </UL>
  626. <P>
  627. <H3>
  628. Local Symbols
  629. </H3>
  630. <P><STRONG><a name="[77]"></a>system_clock_108m_hxtal</STRONG> (Thumb, 182 bytes, Stack size 0 bytes, system_gd32f10x.o(i.system_clock_108m_hxtal))
  631. <BR><BR>[Called By]<UL><LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_config
  632. </UL>
  633. <P><STRONG><a name="[6a]"></a>system_clock_config</STRONG> (Thumb, 8 bytes, Stack size 8 bytes, system_gd32f10x.o(i.system_clock_config))
  634. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = system_clock_config
  635. </UL>
  636. <BR>[Calls]<UL><LI><a href="#[77]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_108m_hxtal
  637. </UL>
  638. <BR>[Called By]<UL><LI><a href="#[47]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SystemInit
  639. </UL>
  640. <P>
  641. <H3>
  642. Undefined Global Symbols
  643. </H3><HR></body></html>