Home Explore Help
Register Sign In
haitaowang1001
/
dtu_gateway
1
0
Fork 0
Files Issues 0 Pull Requests 1 Wiki
Tree: 6817df468b
Branches Tags
dtu_gateway
/
bootloader
/
OBJ
/
bootloader.htm

bootloader.htm 48 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750 
  1. <!doctype html public "-//w3c//dtd html 4.0 transitional//en">
    2. 

  2. <html><head>
    3. 

  3. <title>Static Call Graph - [..\OBJ\bootloader.axf]</title></head>
    4. 

  4. <body><HR>
    5. 

  5. <H1>Static Call Graph for image ..\OBJ\bootloader.axf</H1><HR>
    6. 

  6. <BR><P>#&#060CALLGRAPH&#062# ARM Linker, 5060750: Last Updated: Fri Aug 11 14:43:15 2023
    7. 

  7. <BR><P>
    8. 

  8. <H3>Maximum Stack Usage =       1088 bytes + Unknown(Cycles, Untraceable Function Pointers)</H3><H3>
    9. 

  9. Call chain for Maximum Stack Depth:</H3>
    10. 

  10. main &rArr; BootLoader_Brance &rArr; clear_ota_message_config_block &rArr; W25Q32_Erase64K &rArr; W25Q32_Enable &rArr; W25Q32_WaitBusy &rArr; SPI0_ReadWriteByte
    11. 

  11. <P>
    12. 

  12. <H3>
    13. 

  13. Mutually Recursive functions
    14. 

  14. </H3> <LI><a href="#[1c]">ADC0_1_IRQHandler</a>&nbsp;&nbsp;&nbsp;&rArr;&nbsp;&nbsp;&nbsp;<a href="#[1c]">ADC0_1_IRQHandler</a><BR>
    15. 

  15. </UL>
    16. 

  16. <P>
    17. 

  17. <H3>
    18. 

  18. Function Pointers
    19. 

  19. </H3><UL>
    20. 

  20.  <LI><a href="#[1c]">ADC0_1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    21. 

  21.  <LI><a href="#[39]">ADC2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    22. 

  22.  <LI><a href="#[4]">BusFault_Handler</a> from gd32f10x_it.o(i.BusFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
    23. 

  23.  <LI><a href="#[20]">CAN0_EWMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    24. 

  24.  <LI><a href="#[1f]">CAN0_RX1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    25. 

  25.  <LI><a href="#[15]">DMA0_Channel0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    26. 

  26.  <LI><a href="#[16]">DMA0_Channel1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    27. 

  27.  <LI><a href="#[17]">DMA0_Channel2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    28. 

  28.  <LI><a href="#[18]">DMA0_Channel3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    29. 

  29.  <LI><a href="#[19]">DMA0_Channel4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    30. 

  30.  <LI><a href="#[1a]">DMA0_Channel5_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    31. 

  31.  <LI><a href="#[1b]">DMA0_Channel6_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    32. 

  32.  <LI><a href="#[42]">DMA1_Channel0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    33. 

  33.  <LI><a href="#[43]">DMA1_Channel1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    34. 

  34.  <LI><a href="#[44]">DMA1_Channel2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    35. 

  35.  <LI><a href="#[45]">DMA1_Channel3_4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    36. 

  36.  <LI><a href="#[7]">DebugMon_Handler</a> from gd32f10x_it.o(i.DebugMon_Handler) referenced from startup_gd32f10x_xd.o(RESET)
    37. 

  37.  <LI><a href="#[3a]">EXMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    38. 

  38.  <LI><a href="#[10]">EXTI0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    39. 

  39.  <LI><a href="#[32]">EXTI10_15_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    40. 

  40.  <LI><a href="#[11]">EXTI1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    41. 

  41.  <LI><a href="#[12]">EXTI2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    42. 

  42.  <LI><a href="#[13]">EXTI3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    43. 

  43.  <LI><a href="#[14]">EXTI4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    44. 

  44.  <LI><a href="#[21]">EXTI5_9_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    45. 

  45.  <LI><a href="#[e]">FMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    46. 

  46.  <LI><a href="#[2]">HardFault_Handler</a> from gd32f10x_it.o(i.HardFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
    47. 

  47.  <LI><a href="#[2a]">I2C0_ER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    48. 

  48.  <LI><a href="#[29]">I2C0_EV_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    49. 

  49.  <LI><a href="#[2c]">I2C1_ER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    50. 

  50.  <LI><a href="#[2b]">I2C1_EV_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    51. 

  51.  <LI><a href="#[b]">LVD_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    52. 

  52.  <LI><a href="#[3]">MemManage_Handler</a> from gd32f10x_it.o(i.MemManage_Handler) referenced from startup_gd32f10x_xd.o(RESET)
    53. 

  53.  <LI><a href="#[1]">NMI_Handler</a> from gd32f10x_it.o(i.NMI_Handler) referenced from startup_gd32f10x_xd.o(RESET)
    54. 

  54.  <LI><a href="#[8]">PendSV_Handler</a> from gd32f10x_it.o(i.PendSV_Handler) referenced from startup_gd32f10x_xd.o(RESET)
    55. 

  55.  <LI><a href="#[f]">RCU_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    56. 

  56.  <LI><a href="#[33]">RTC_Alarm_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    57. 

  57.  <LI><a href="#[d]">RTC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    58. 

  58.  <LI><a href="#[0]">Reset_Handler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    59. 

  59.  <LI><a href="#[3b]">SDIO_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    60. 

  60.  <LI><a href="#[2d]">SPI0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    61. 

  61.  <LI><a href="#[2e]">SPI1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    62. 

  62.  <LI><a href="#[3d]">SPI2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    63. 

  63.  <LI><a href="#[6]">SVC_Handler</a> from gd32f10x_it.o(i.SVC_Handler) referenced from startup_gd32f10x_xd.o(RESET)
    64. 

  64.  <LI><a href="#[9]">SysTick_Handler</a> from gd32f10x_it.o(i.SysTick_Handler) referenced from startup_gd32f10x_xd.o(RESET)
    65. 

  65.  <LI><a href="#[47]">SystemInit</a> from system_gd32f10x.o(i.SystemInit) referenced from startup_gd32f10x_xd.o(.text)
    66. 

  66.  <LI><a href="#[c]">TAMPER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    67. 

  67.  <LI><a href="#[22]">TIMER0_BRK_TIMER8_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    68. 

  68.  <LI><a href="#[25]">TIMER0_Channel_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    69. 

  69.  <LI><a href="#[24]">TIMER0_TRG_CMT_TIMER10_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    70. 

  70.  <LI><a href="#[23]">TIMER0_UP_TIMER9_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    71. 

  71.  <LI><a href="#[26]">TIMER1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    72. 

  72.  <LI><a href="#[27]">TIMER2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    73. 

  73.  <LI><a href="#[28]">TIMER3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    74. 

  74.  <LI><a href="#[3c]">TIMER4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    75. 

  75.  <LI><a href="#[40]">TIMER5_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    76. 

  76.  <LI><a href="#[41]">TIMER6_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    77. 

  77.  <LI><a href="#[35]">TIMER7_BRK_TIMER11_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    78. 

  78.  <LI><a href="#[38]">TIMER7_Channel_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    79. 

  79.  <LI><a href="#[37]">TIMER7_TRG_CMT_TIMER13_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    80. 

  80.  <LI><a href="#[36]">TIMER7_UP_TIMER12_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    81. 

  81.  <LI><a href="#[3e]">UART3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    82. 

  82.  <LI><a href="#[3f]">UART4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    83. 

  83.  <LI><a href="#[2f]">USART0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    84. 

  84.  <LI><a href="#[30]">USART1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    85. 

  85.  <LI><a href="#[31]">USART2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    86. 

  86.  <LI><a href="#[1d]">USBD_HP_CAN0_TX_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    87. 

  87.  <LI><a href="#[1e]">USBD_LP_CAN0_RX0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    88. 

  88.  <LI><a href="#[34]">USBD_WKUP_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    89. 

  89.  <LI><a href="#[5]">UsageFault_Handler</a> from gd32f10x_it.o(i.UsageFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
    90. 

  90.  <LI><a href="#[a]">WWDGT_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
    91. 

  91.  <LI><a href="#[48]">__main</a> from entry.o(.ARM.Collect$$$$00000000) referenced from startup_gd32f10x_xd.o(.text)
    92. 

  92.  <LI><a href="#[46]">main</a> from main.o(i.main) referenced from entry9a.o(.ARM.Collect$$$$0000000B)
    93. 

  93. </UL>
    94. 

  94. <P>
    95. 

  95. <H3>
    96. 

  96. Global Symbols
    97. 

  97. </H3>
    98. 

  98. <P><STRONG><a name="[48]"></a>__main</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry.o(.ARM.Collect$$$$00000000))
    99. 

  99. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(.text)
    100. 

  100. </UL>
    101. 

  101. <P><STRONG><a name="[7f]"></a>_main_stk</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry2.o(.ARM.Collect$$$$00000001))
    102. 

  102. 

  103. <P><STRONG><a name="[49]"></a>_main_scatterload</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry5.o(.ARM.Collect$$$$00000004))
    104. 

  104. <BR><BR>[Calls]<UL><LI><a href="#[4a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload
    105. 

  105. </UL>
    106. 

  106. 

  107. <P><STRONG><a name="[4e]"></a>__main_after_scatterload</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry5.o(.ARM.Collect$$$$00000004))
    108. 

  108. <BR><BR>[Called By]<UL><LI><a href="#[4a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload
    109. 

  109. </UL>
    110. 

  110. 

  111. <P><STRONG><a name="[80]"></a>_main_clock</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry7b.o(.ARM.Collect$$$$00000008))
    112. 

  112. 

  113. <P><STRONG><a name="[81]"></a>_main_cpp_init</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry8b.o(.ARM.Collect$$$$0000000A))
    114. 

  114. 

  115. <P><STRONG><a name="[82]"></a>_main_init</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry9a.o(.ARM.Collect$$$$0000000B))
    116. 

  116. 

  117. <P><STRONG><a name="[83]"></a>__rt_final_cpp</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry10a.o(.ARM.Collect$$$$0000000D))
    118. 

  118. 

  119. <P><STRONG><a name="[84]"></a>__rt_final_exit</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry11a.o(.ARM.Collect$$$$0000000F))
    120. 

  120. 

  121. <P><STRONG><a name="[5f]"></a>MSR_SP</STRONG> (Thumb, 6 bytes, Stack size 0 bytes, boot.o(.emb_text))
    122. 

  122. <BR><BR>[Called By]<UL><LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
    123. 

  123. </UL>
    124. 

  124. 

  125. <P><STRONG><a name="[0]"></a>Reset_Handler</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    126. 

  126. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    127. 

  127. </UL>
    128. 

  128. <P><STRONG><a name="[1c]"></a>ADC0_1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    129. 

  129. <BR><BR>[Calls]<UL><LI><a href="#[1c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;ADC0_1_IRQHandler
    130. 

  130. </UL>
    131. 

  131. <BR>[Called By]<UL><LI><a href="#[1c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;ADC0_1_IRQHandler
    132. 

  132. </UL>
    133. 

  133. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    134. 

  134. </UL>
    135. 

  135. <P><STRONG><a name="[39]"></a>ADC2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    136. 

  136. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    137. 

  137. </UL>
    138. 

  138. <P><STRONG><a name="[20]"></a>CAN0_EWMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    139. 

  139. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    140. 

  140. </UL>
    141. 

  141. <P><STRONG><a name="[1f]"></a>CAN0_RX1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    142. 

  142. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    143. 

  143. </UL>
    144. 

  144. <P><STRONG><a name="[15]"></a>DMA0_Channel0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    145. 

  145. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    146. 

  146. </UL>
    147. 

  147. <P><STRONG><a name="[16]"></a>DMA0_Channel1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    148. 

  148. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    149. 

  149. </UL>
    150. 

  150. <P><STRONG><a name="[17]"></a>DMA0_Channel2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    151. 

  151. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    152. 

  152. </UL>
    153. 

  153. <P><STRONG><a name="[18]"></a>DMA0_Channel3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    154. 

  154. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    155. 

  155. </UL>
    156. 

  156. <P><STRONG><a name="[19]"></a>DMA0_Channel4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    157. 

  157. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    158. 

  158. </UL>
    159. 

  159. <P><STRONG><a name="[1a]"></a>DMA0_Channel5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    160. 

  160. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    161. 

  161. </UL>
    162. 

  162. <P><STRONG><a name="[1b]"></a>DMA0_Channel6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    163. 

  163. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    164. 

  164. </UL>
    165. 

  165. <P><STRONG><a name="[42]"></a>DMA1_Channel0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    166. 

  166. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    167. 

  167. </UL>
    168. 

  168. <P><STRONG><a name="[43]"></a>DMA1_Channel1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    169. 

  169. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    170. 

  170. </UL>
    171. 

  171. <P><STRONG><a name="[44]"></a>DMA1_Channel2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    172. 

  172. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    173. 

  173. </UL>
    174. 

  174. <P><STRONG><a name="[45]"></a>DMA1_Channel3_4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    175. 

  175. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    176. 

  176. </UL>
    177. 

  177. <P><STRONG><a name="[3a]"></a>EXMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    178. 

  178. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    179. 

  179. </UL>
    180. 

  180. <P><STRONG><a name="[10]"></a>EXTI0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    181. 

  181. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    182. 

  182. </UL>
    183. 

  183. <P><STRONG><a name="[32]"></a>EXTI10_15_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    184. 

  184. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    185. 

  185. </UL>
    186. 

  186. <P><STRONG><a name="[11]"></a>EXTI1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    187. 

  187. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    188. 

  188. </UL>
    189. 

  189. <P><STRONG><a name="[12]"></a>EXTI2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    190. 

  190. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    191. 

  191. </UL>
    192. 

  192. <P><STRONG><a name="[13]"></a>EXTI3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    193. 

  193. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    194. 

  194. </UL>
    195. 

  195. <P><STRONG><a name="[14]"></a>EXTI4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    196. 

  196. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    197. 

  197. </UL>
    198. 

  198. <P><STRONG><a name="[21]"></a>EXTI5_9_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    199. 

  199. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    200. 

  200. </UL>
    201. 

  201. <P><STRONG><a name="[e]"></a>FMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    202. 

  202. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    203. 

  203. </UL>
    204. 

  204. <P><STRONG><a name="[2a]"></a>I2C0_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    205. 

  205. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    206. 

  206. </UL>
    207. 

  207. <P><STRONG><a name="[29]"></a>I2C0_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    208. 

  208. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    209. 

  209. </UL>
    210. 

  210. <P><STRONG><a name="[2c]"></a>I2C1_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    211. 

  211. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    212. 

  212. </UL>
    213. 

  213. <P><STRONG><a name="[2b]"></a>I2C1_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    214. 

  214. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    215. 

  215. </UL>
    216. 

  216. <P><STRONG><a name="[b]"></a>LVD_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    217. 

  217. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    218. 

  218. </UL>
    219. 

  219. <P><STRONG><a name="[f]"></a>RCU_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    220. 

  220. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    221. 

  221. </UL>
    222. 

  222. <P><STRONG><a name="[33]"></a>RTC_Alarm_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    223. 

  223. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    224. 

  224. </UL>
    225. 

  225. <P><STRONG><a name="[d]"></a>RTC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    226. 

  226. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    227. 

  227. </UL>
    228. 

  228. <P><STRONG><a name="[3b]"></a>SDIO_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    229. 

  229. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    230. 

  230. </UL>
    231. 

  231. <P><STRONG><a name="[2d]"></a>SPI0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    232. 

  232. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    233. 

  233. </UL>
    234. 

  234. <P><STRONG><a name="[2e]"></a>SPI1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    235. 

  235. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    236. 

  236. </UL>
    237. 

  237. <P><STRONG><a name="[3d]"></a>SPI2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    238. 

  238. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    239. 

  239. </UL>
    240. 

  240. <P><STRONG><a name="[c]"></a>TAMPER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    241. 

  241. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    242. 

  242. </UL>
    243. 

  243. <P><STRONG><a name="[22]"></a>TIMER0_BRK_TIMER8_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    244. 

  244. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    245. 

  245. </UL>
    246. 

  246. <P><STRONG><a name="[25]"></a>TIMER0_Channel_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    247. 

  247. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    248. 

  248. </UL>
    249. 

  249. <P><STRONG><a name="[24]"></a>TIMER0_TRG_CMT_TIMER10_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    250. 

  250. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    251. 

  251. </UL>
    252. 

  252. <P><STRONG><a name="[23]"></a>TIMER0_UP_TIMER9_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    253. 

  253. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    254. 

  254. </UL>
    255. 

  255. <P><STRONG><a name="[26]"></a>TIMER1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    256. 

  256. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    257. 

  257. </UL>
    258. 

  258. <P><STRONG><a name="[27]"></a>TIMER2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    259. 

  259. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    260. 

  260. </UL>
    261. 

  261. <P><STRONG><a name="[28]"></a>TIMER3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    262. 

  262. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    263. 

  263. </UL>
    264. 

  264. <P><STRONG><a name="[3c]"></a>TIMER4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    265. 

  265. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    266. 

  266. </UL>
    267. 

  267. <P><STRONG><a name="[40]"></a>TIMER5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    268. 

  268. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    269. 

  269. </UL>
    270. 

  270. <P><STRONG><a name="[41]"></a>TIMER6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    271. 

  271. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    272. 

  272. </UL>
    273. 

  273. <P><STRONG><a name="[35]"></a>TIMER7_BRK_TIMER11_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    274. 

  274. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    275. 

  275. </UL>
    276. 

  276. <P><STRONG><a name="[38]"></a>TIMER7_Channel_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    277. 

  277. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    278. 

  278. </UL>
    279. 

  279. <P><STRONG><a name="[37]"></a>TIMER7_TRG_CMT_TIMER13_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    280. 

  280. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    281. 

  281. </UL>
    282. 

  282. <P><STRONG><a name="[36]"></a>TIMER7_UP_TIMER12_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    283. 

  283. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    284. 

  284. </UL>
    285. 

  285. <P><STRONG><a name="[3e]"></a>UART3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    286. 

  286. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    287. 

  287. </UL>
    288. 

  288. <P><STRONG><a name="[3f]"></a>UART4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    289. 

  289. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    290. 

  290. </UL>
    291. 

  291. <P><STRONG><a name="[2f]"></a>USART0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    292. 

  292. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    293. 

  293. </UL>
    294. 

  294. <P><STRONG><a name="[30]"></a>USART1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    295. 

  295. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    296. 

  296. </UL>
    297. 

  297. <P><STRONG><a name="[31]"></a>USART2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    298. 

  298. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    299. 

  299. </UL>
    300. 

  300. <P><STRONG><a name="[1d]"></a>USBD_HP_CAN0_TX_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    301. 

  301. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    302. 

  302. </UL>
    303. 

  303. <P><STRONG><a name="[1e]"></a>USBD_LP_CAN0_RX0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    304. 

  304. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    305. 

  305. </UL>
    306. 

  306. <P><STRONG><a name="[34]"></a>USBD_WKUP_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    307. 

  307. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    308. 

  308. </UL>
    309. 

  309. <P><STRONG><a name="[a]"></a>WWDGT_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
    310. 

  310. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    311. 

  311. </UL>
    312. 

  312. <P><STRONG><a name="[4c]"></a>__aeabi_memset</STRONG> (Thumb, 14 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
    313. 

  313. <BR><BR>[Called By]<UL><LI><a href="#[4d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_memset$wrapper
    314. 

  314. <LI><a href="#[4b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr
    315. 

  315. </UL>
    316. 

  316. 

  317. <P><STRONG><a name="[85]"></a>__aeabi_memset4</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
    318. 

  318. 

  319. <P><STRONG><a name="[86]"></a>__aeabi_memset8</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
    320. 

  320. 

  321. <P><STRONG><a name="[4b]"></a>__aeabi_memclr</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
    322. 

  322. <BR><BR>[Calls]<UL><LI><a href="#[4c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memset
    323. 

  323. </UL>
    324. 

  324. 

  325. <P><STRONG><a name="[52]"></a>__aeabi_memclr4</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text))
    326. 

  326. <BR><BR>[Called By]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
    327. 

  327. </UL>
    328. 

  328. 

  329. <P><STRONG><a name="[87]"></a>__aeabi_memclr8</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
    330. 

  330. 

  331. <P><STRONG><a name="[4d]"></a>_memset$wrapper</STRONG> (Thumb, 18 bytes, Stack size 8 bytes, memseta.o(.text), UNUSED)
    332. 

  332. <BR><BR>[Calls]<UL><LI><a href="#[4c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memset
    333. 

  333. </UL>
    334. 

  334. 

  335. <P><STRONG><a name="[4a]"></a>__scatterload</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, init.o(.text))
    336. 

  336. <BR><BR>[Calls]<UL><LI><a href="#[4e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__main_after_scatterload
    337. 

  337. </UL>
    338. 

  338. <BR>[Called By]<UL><LI><a href="#[49]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_main_scatterload
    339. 

  339. </UL>
    340. 

  340. 

  341. <P><STRONG><a name="[88]"></a>__scatterload_rt2</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, init.o(.text), UNUSED)
    342. 

  342. 

  343. <P><STRONG><a name="[4f]"></a>BootLoader_Brance</STRONG> (Thumb, 154 bytes, Stack size 1040 bytes, boot.o(i.BootLoader_Brance))
    344. 

  344. <BR><BR>[Stack]<UL><LI>Max Depth = 1088<LI>Call Chain = BootLoader_Brance &rArr; clear_ota_message_config_block &rArr; W25Q32_Erase64K &rArr; W25Q32_Enable &rArr; W25Q32_WaitBusy &rArr; SPI0_ReadWriteByte
    345. 

  345. </UL>
    346. 

  346. <BR>[Calls]<UL><LI><a href="#[51]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
    347. 

  347. <LI><a href="#[55]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;clear_ota_message_config_block
    348. 

  348. <LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
    349. 

  349. <LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_WriteFlash
    350. 

  350. <LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
    351. 

  351. <LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
    352. 

  352. <LI><a href="#[52]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr4
    353. 

  353. </UL>
    354. 

  354. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
    355. 

  355. </UL>
    356. 

  356. 

  357. <P><STRONG><a name="[57]"></a>BootLoader_Clear</STRONG> (Thumb, 16 bytes, Stack size 8 bytes, boot.o(i.BootLoader_Clear))
    358. 

  358. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = BootLoader_Clear &rArr; gpio_deinit
    359. 

  359. </UL>
    360. 

  360. <BR>[Calls]<UL><LI><a href="#[58]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_deinit
    361. 

  361. </UL>
    362. 

  362. <BR>[Called By]<UL><LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
    363. 

  363. </UL>
    364. 

  364. 

  365. <P><STRONG><a name="[4]"></a>BusFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.BusFault_Handler))
    366. 

  366. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    367. 

  367. </UL>
    368. 

  368. <P><STRONG><a name="[7]"></a>DebugMon_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.DebugMon_Handler))
    369. 

  369. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    370. 

  370. </UL>
    371. 

  371. <P><STRONG><a name="[59]"></a>Delay_Init</STRONG> (Thumb, 10 bytes, Stack size 8 bytes, delay.o(i.Delay_Init))
    372. 

  372. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = Delay_Init
    373. 

  373. </UL>
    374. 

  374. <BR>[Calls]<UL><LI><a href="#[5a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;systick_clksource_set
    375. 

  375. </UL>
    376. 

  376. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
    377. 

  377. </UL>
    378. 

  378. 

  379. <P><STRONG><a name="[50]"></a>GD32_EraseFlash</STRONG> (Thumb, 48 bytes, Stack size 16 bytes, fmc.o(i.GD32_EraseFlash))
    380. 

  380. <BR><BR>[Stack]<UL><LI>Max Depth = 32<LI>Call Chain = GD32_EraseFlash &rArr; fmc_page_erase &rArr; fmc_bank1_ready_wait
    381. 

  381. </UL>
    382. 

  382. <BR>[Calls]<UL><LI><a href="#[5b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_unlock
    383. 

  383. <LI><a href="#[5c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_page_erase
    384. 

  384. <LI><a href="#[5d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_lock
    385. 

  385. </UL>
    386. 

  386. <BR>[Called By]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
    387. 

  387. </UL>
    388. 

  388. 

  389. <P><STRONG><a name="[54]"></a>GD32_WriteFlash</STRONG> (Thumb, 38 bytes, Stack size 16 bytes, fmc.o(i.GD32_WriteFlash))
    390. 

  390. <BR><BR>[Stack]<UL><LI>Max Depth = 36<LI>Call Chain = GD32_WriteFlash &rArr; fmc_word_program &rArr; fmc_bank1_ready_wait
    391. 

  391. </UL>
    392. 

  392. <BR>[Calls]<UL><LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_word_program
    393. 

  393. <LI><a href="#[5b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_unlock
    394. 

  394. <LI><a href="#[5d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_lock
    395. 

  395. </UL>
    396. 

  396. <BR>[Called By]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
    397. 

  397. </UL>
    398. 

  398. 

  399. <P><STRONG><a name="[2]"></a>HardFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.HardFault_Handler))
    400. 

  400. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    401. 

  401. </UL>
    402. 

  402. <P><STRONG><a name="[56]"></a>LOAD_A</STRONG> (Thumb, 44 bytes, Stack size 8 bytes, boot.o(i.LOAD_A))
    403. 

  403. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = LOAD_A &rArr; BootLoader_Clear &rArr; gpio_deinit
    404. 

  404. </UL>
    405. 

  405. <BR>[Calls]<UL><LI><a href="#[57]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Clear
    406. 

  406. <LI><a href="#[5f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;MSR_SP
    407. 

  407. </UL>
    408. 

  408. <BR>[Called By]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
    409. 

  409. <LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
    410. 

  410. </UL>
    411. 

  411. 

  412. <P><STRONG><a name="[3]"></a>MemManage_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.MemManage_Handler))
    413. 

  413. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    414. 

  414. </UL>
    415. 

  415. <P><STRONG><a name="[1]"></a>NMI_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.NMI_Handler))
    416. 

  416. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    417. 

  417. </UL>
    418. 

  418. <P><STRONG><a name="[8]"></a>PendSV_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.PendSV_Handler))
    419. 

  419. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    420. 

  420. </UL>
    421. 

  421. <P><STRONG><a name="[60]"></a>SPI0_Init</STRONG> (Thumb, 94 bytes, Stack size 32 bytes, spi.o(i.SPI0_Init))
    422. 

  422. <BR><BR>[Stack]<UL><LI>Max Depth = 52<LI>Call Chain = SPI0_Init &rArr; gpio_init
    423. 

  423. </UL>
    424. 

  424. <BR>[Calls]<UL><LI><a href="#[64]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_init
    425. 

  425. <LI><a href="#[63]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_deinit
    426. 

  426. <LI><a href="#[65]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_enable
    427. 

  427. <LI><a href="#[61]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
    428. 

  428. <LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_init
    429. 

  429. </UL>
    430. 

  430. <BR>[Called By]<UL><LI><a href="#[73]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Init
    431. 

  431. </UL>
    432. 

  432. 

  433. <P><STRONG><a name="[66]"></a>SPI0_Read</STRONG> (Thumb, 28 bytes, Stack size 16 bytes, spi.o(i.SPI0_Read))
    434. 

  434. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = SPI0_Read &rArr; SPI0_ReadWriteByte
    435. 

  435. </UL>
    436. 

  436. <BR>[Calls]<UL><LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
    437. 

  437. </UL>
    438. 

  438. <BR>[Called By]<UL><LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
    439. 

  439. </UL>
    440. 

  440. 

  441. <P><STRONG><a name="[67]"></a>SPI0_ReadWriteByte</STRONG> (Thumb, 50 bytes, Stack size 8 bytes, spi.o(i.SPI0_ReadWriteByte))
    442. 

  442. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = SPI0_ReadWriteByte
    443. 

  443. </UL>
    444. 

  444. <BR>[Calls]<UL><LI><a href="#[68]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_flag_get
    445. 

  445. <LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_data_transmit
    446. 

  446. <LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_data_receive
    447. 

  447. </UL>
    448. 

  448. <BR>[Called By]<UL><LI><a href="#[6f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_WaitBusy
    449. 

  449. <LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Enable
    450. 

  450. <LI><a href="#[6b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Write
    451. 

  451. <LI><a href="#[66]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Read
    452. 

  452. </UL>
    453. 

  453. 

  454. <P><STRONG><a name="[6b]"></a>SPI0_Write</STRONG> (Thumb, 26 bytes, Stack size 16 bytes, spi.o(i.SPI0_Write))
    455. 

  455. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = SPI0_Write &rArr; SPI0_ReadWriteByte
    456. 

  456. </UL>
    457. 

  457. <BR>[Calls]<UL><LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
    458. 

  458. </UL>
    459. 

  459. <BR>[Called By]<UL><LI><a href="#[72]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Erase64K
    460. 

  460. <LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
    461. 

  461. </UL>
    462. 

  462. 

  463. <P><STRONG><a name="[6]"></a>SVC_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.SVC_Handler))
    464. 

  464. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    465. 

  465. </UL>
    466. 

  466. <P><STRONG><a name="[9]"></a>SysTick_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.SysTick_Handler))
    467. 

  467. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    468. 

  468. </UL>
    469. 

  469. <P><STRONG><a name="[47]"></a>SystemInit</STRONG> (Thumb, 196 bytes, Stack size 8 bytes, system_gd32f10x.o(i.SystemInit))
    470. 

  470. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = SystemInit &rArr; system_clock_config
    471. 

  471. </UL>
    472. 

  472. <BR>[Calls]<UL><LI><a href="#[6d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_vector_table_set
    473. 

  473. <LI><a href="#[6c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_config
    474. 

  474. </UL>
    475. 

  475. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(.text)
    476. 

  476. </UL>
    477. 

  477. <P><STRONG><a name="[5]"></a>UsageFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.UsageFault_Handler))
    478. 

  478. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
    479. 

  479. </UL>
    480. 

  480. <P><STRONG><a name="[6e]"></a>W25Q32_Enable</STRONG> (Thumb, 30 bytes, Stack size 8 bytes, w25q32.o(i.W25Q32_Enable))
    481. 

  481. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = W25Q32_Enable &rArr; W25Q32_WaitBusy &rArr; SPI0_ReadWriteByte
    482. 

  482. </UL>
    483. 

  483. <BR>[Calls]<UL><LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_set
    484. 

  484. <LI><a href="#[70]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_reset
    485. 

  485. <LI><a href="#[6f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_WaitBusy
    486. 

  486. <LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
    487. 

  487. </UL>
    488. 

  488. <BR>[Called By]<UL><LI><a href="#[72]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Erase64K
    489. 

  489. </UL>
    490. 

  490. 

  491. <P><STRONG><a name="[72]"></a>W25Q32_Erase64K</STRONG> (Thumb, 70 bytes, Stack size 16 bytes, w25q32.o(i.W25Q32_Erase64K))
    492. 

  492. <BR><BR>[Stack]<UL><LI>Max Depth = 40<LI>Call Chain = W25Q32_Erase64K &rArr; W25Q32_Enable &rArr; W25Q32_WaitBusy &rArr; SPI0_ReadWriteByte
    493. 

  493. </UL>
    494. 

  494. <BR>[Calls]<UL><LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_set
    495. 

  495. <LI><a href="#[70]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_reset
    496. 

  496. <LI><a href="#[6f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_WaitBusy
    497. 

  497. <LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Enable
    498. 

  498. <LI><a href="#[6b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Write
    499. 

  499. </UL>
    500. 

  500. <BR>[Called By]<UL><LI><a href="#[55]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;clear_ota_message_config_block
    501. 

  501. </UL>
    502. 

  502. 

  503. <P><STRONG><a name="[73]"></a>W25Q32_Init</STRONG> (Thumb, 36 bytes, Stack size 8 bytes, w25q32.o(i.W25Q32_Init))
    504. 

  504. <BR><BR>[Stack]<UL><LI>Max Depth = 60<LI>Call Chain = W25Q32_Init &rArr; SPI0_Init &rArr; gpio_init
    505. 

  505. </UL>
    506. 

  506. <BR>[Calls]<UL><LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_set
    507. 

  507. <LI><a href="#[61]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
    508. 

  508. <LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_init
    509. 

  509. <LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
    510. 

  510. </UL>
    511. 

  511. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
    512. 

  512. </UL>
    513. 

  513. 

  514. <P><STRONG><a name="[53]"></a>W25Q32_Read</STRONG> (Thumb, 70 bytes, Stack size 24 bytes, w25q32.o(i.W25Q32_Read))
    515. 

  515. <BR><BR>[Stack]<UL><LI>Max Depth = 48<LI>Call Chain = W25Q32_Read &rArr; SPI0_Write &rArr; SPI0_ReadWriteByte
    516. 

  516. </UL>
    517. 

  517. <BR>[Calls]<UL><LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_set
    518. 

  518. <LI><a href="#[70]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_reset
    519. 

  519. <LI><a href="#[6f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_WaitBusy
    520. 

  520. <LI><a href="#[6b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Write
    521. 

  521. <LI><a href="#[66]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Read
    522. 

  522. </UL>
    523. 

  523. <BR>[Called By]<UL><LI><a href="#[7a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
    524. 

  524. <LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
    525. 

  525. </UL>
    526. 

  526. 

  527. <P><STRONG><a name="[6f]"></a>W25Q32_WaitBusy</STRONG> (Thumb, 44 bytes, Stack size 8 bytes, w25q32.o(i.W25Q32_WaitBusy))
    528. 

  528. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = W25Q32_WaitBusy &rArr; SPI0_ReadWriteByte
    529. 

  529. </UL>
    530. 

  530. <BR>[Calls]<UL><LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_set
    531. 

  531. <LI><a href="#[70]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_reset
    532. 

  532. <LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
    533. 

  533. </UL>
    534. 

  534. <BR>[Called By]<UL><LI><a href="#[72]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Erase64K
    535. 

  535. <LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Enable
    536. 

  536. <LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
    537. 

  537. </UL>
    538. 

  538. 

  539. <P><STRONG><a name="[89]"></a>__scatterload_copy</STRONG> (Thumb, 14 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_copy), UNUSED)
    540. 

  540. 

  541. <P><STRONG><a name="[8a]"></a>__scatterload_null</STRONG> (Thumb, 2 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_null), UNUSED)
    542. 

  542. 

  543. <P><STRONG><a name="[8b]"></a>__scatterload_zeroinit</STRONG> (Thumb, 14 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_zeroinit), UNUSED)
    544. 

  544. 

  545. <P><STRONG><a name="[55]"></a>clear_ota_message_config_block</STRONG> (Thumb, 10 bytes, Stack size 8 bytes, ota_message.o(i.clear_ota_message_config_block))
    546. 

  546. <BR><BR>[Stack]<UL><LI>Max Depth = 48<LI>Call Chain = clear_ota_message_config_block &rArr; W25Q32_Erase64K &rArr; W25Q32_Enable &rArr; W25Q32_WaitBusy &rArr; SPI0_ReadWriteByte
    547. 

  547. </UL>
    548. 

  548. <BR>[Calls]<UL><LI><a href="#[72]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Erase64K
    549. 

  549. </UL>
    550. 

  550. <BR>[Called By]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
    551. 

  551. </UL>
    552. 

  552. 

  553. <P><STRONG><a name="[74]"></a>fmc_bank0_ready_wait</STRONG> (Thumb, 34 bytes, Stack size 4 bytes, gd32f10x_fmc.o(i.fmc_bank0_ready_wait))
    554. 

  554. <BR><BR>[Stack]<UL><LI>Max Depth = 4<LI>Call Chain = fmc_bank0_ready_wait
    555. 

  555. </UL>
    556. 

  556. <BR>[Calls]<UL><LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_state_get
    557. 

  557. </UL>
    558. 

  558. <BR>[Called By]<UL><LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_word_program
    559. 

  559. <LI><a href="#[5c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_page_erase
    560. 

  560. </UL>
    561. 

  561. 

  562. <P><STRONG><a name="[75]"></a>fmc_bank0_state_get</STRONG> (Thumb, 44 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_bank0_state_get))
    563. 

  563. <BR><BR>[Called By]<UL><LI><a href="#[74]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_ready_wait
    564. 

  564. </UL>
    565. 

  565. 

  566. <P><STRONG><a name="[76]"></a>fmc_bank1_ready_wait</STRONG> (Thumb, 34 bytes, Stack size 4 bytes, gd32f10x_fmc.o(i.fmc_bank1_ready_wait))
    567. 

  567. <BR><BR>[Stack]<UL><LI>Max Depth = 4<LI>Call Chain = fmc_bank1_ready_wait
    568. 

  568. </UL>
    569. 

  569. <BR>[Calls]<UL><LI><a href="#[77]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_state_get
    570. 

  570. </UL>
    571. 

  571. <BR>[Called By]<UL><LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_word_program
    572. 

  572. <LI><a href="#[5c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_page_erase
    573. 

  573. </UL>
    574. 

  574. 

  575. <P><STRONG><a name="[77]"></a>fmc_bank1_state_get</STRONG> (Thumb, 44 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_bank1_state_get))
    576. 

  576. <BR><BR>[Called By]<UL><LI><a href="#[76]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_ready_wait
    577. 

  577. </UL>
    578. 

  578. 

  579. <P><STRONG><a name="[5d]"></a>fmc_lock</STRONG> (Thumb, 34 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_lock))
    580. 

  580. <BR><BR>[Called By]<UL><LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_WriteFlash
    581. 

  581. <LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
    582. 

  582. </UL>
    583. 

  583. 

  584. <P><STRONG><a name="[5c]"></a>fmc_page_erase</STRONG> (Thumb, 222 bytes, Stack size 12 bytes, gd32f10x_fmc.o(i.fmc_page_erase))
    585. 

  585. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = fmc_page_erase &rArr; fmc_bank1_ready_wait
    586. 

  586. </UL>
    587. 

  587. <BR>[Calls]<UL><LI><a href="#[76]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_ready_wait
    588. 

  588. <LI><a href="#[74]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_ready_wait
    589. 

  589. </UL>
    590. 

  590. <BR>[Called By]<UL><LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
    591. 

  591. </UL>
    592. 

  592. 

  593. <P><STRONG><a name="[5b]"></a>fmc_unlock</STRONG> (Thumb, 52 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_unlock))
    594. 

  594. <BR><BR>[Called By]<UL><LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_WriteFlash
    595. 

  595. <LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
    596. 

  596. </UL>
    597. 

  597. 

  598. <P><STRONG><a name="[5e]"></a>fmc_word_program</STRONG> (Thumb, 178 bytes, Stack size 16 bytes, gd32f10x_fmc.o(i.fmc_word_program))
    599. 

  599. <BR><BR>[Stack]<UL><LI>Max Depth = 20<LI>Call Chain = fmc_word_program &rArr; fmc_bank1_ready_wait
    600. 

  600. </UL>
    601. 

  601. <BR>[Calls]<UL><LI><a href="#[76]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_ready_wait
    602. 

  602. <LI><a href="#[74]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_ready_wait
    603. 

  603. </UL>
    604. 

  604. <BR>[Called By]<UL><LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_WriteFlash
    605. 

  605. </UL>
    606. 

  606. 

  607. <P><STRONG><a name="[7e]"></a>fwdgt_counter_reload</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_fwdgt.o(i.fwdgt_counter_reload))
    608. 

  608. <BR><BR>[Called By]<UL><LI><a href="#[51]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
    609. 

  609. </UL>
    610. 

  610. 

  611. <P><STRONG><a name="[7d]"></a>fwdgt_write_enable</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_fwdgt.o(i.fwdgt_write_enable))
    612. 

  612. <BR><BR>[Called By]<UL><LI><a href="#[51]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
    613. 

  613. </UL>
    614. 

  614. 

  615. <P><STRONG><a name="[7b]"></a>get_config_params</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, ota_message.o(i.get_config_params))
    616. 

  616. <BR><BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
    617. 

  617. </UL>
    618. 

  618. 

  619. <P><STRONG><a name="[70]"></a>gpio_bit_reset</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_gpio.o(i.gpio_bit_reset))
    620. 

  620. <BR><BR>[Called By]<UL><LI><a href="#[6f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_WaitBusy
    621. 

  621. <LI><a href="#[72]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Erase64K
    622. 

  622. <LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Enable
    623. 

  623. <LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
    624. 

  624. </UL>
    625. 

  625. 

  626. <P><STRONG><a name="[71]"></a>gpio_bit_set</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_gpio.o(i.gpio_bit_set))
    627. 

  627. <BR><BR>[Called By]<UL><LI><a href="#[6f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_WaitBusy
    628. 

  628. <LI><a href="#[73]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Init
    629. 

  629. <LI><a href="#[72]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Erase64K
    630. 

  630. <LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Enable
    631. 

  631. <LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
    632. 

  632. </UL>
    633. 

  633. 

  634. <P><STRONG><a name="[58]"></a>gpio_deinit</STRONG> (Thumb, 186 bytes, Stack size 8 bytes, gd32f10x_gpio.o(i.gpio_deinit))
    635. 

  635. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = gpio_deinit
    636. 

  636. </UL>
    637. 

  637. <BR>[Calls]<UL><LI><a href="#[78]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_enable
    638. 

  638. <LI><a href="#[79]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_disable
    639. 

  639. </UL>
    640. 

  640. <BR>[Called By]<UL><LI><a href="#[57]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Clear
    641. 

  641. </UL>
    642. 

  642. 

  643. <P><STRONG><a name="[62]"></a>gpio_init</STRONG> (Thumb, 172 bytes, Stack size 20 bytes, gd32f10x_gpio.o(i.gpio_init))
    644. 

  644. <BR><BR>[Stack]<UL><LI>Max Depth = 20<LI>Call Chain = gpio_init
    645. 

  645. </UL>
    646. 

  646. <BR>[Called By]<UL><LI><a href="#[73]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Init
    647. 

  647. <LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
    648. 

  648. </UL>
    649. 

  649. 

  650. <P><STRONG><a name="[7a]"></a>load_ota_message_config_params</STRONG> (Thumb, 36 bytes, Stack size 8 bytes, ota_message.o(i.load_ota_message_config_params))
    651. 

  651. <BR><BR>[Stack]<UL><LI>Max Depth = 56<LI>Call Chain = load_ota_message_config_params &rArr; W25Q32_Read &rArr; SPI0_Write &rArr; SPI0_ReadWriteByte
    652. 

  652. </UL>
    653. 

  653. <BR>[Calls]<UL><LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
    654. 

  654. </UL>
    655. 

  655. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
    656. 

  656. </UL>
    657. 

  657. 

  658. <P><STRONG><a name="[46]"></a>main</STRONG> (Thumb, 42 bytes, Stack size 0 bytes, main.o(i.main))
    659. 

  659. <BR><BR>[Stack]<UL><LI>Max Depth = 1088<LI>Call Chain = main &rArr; BootLoader_Brance &rArr; clear_ota_message_config_block &rArr; W25Q32_Erase64K &rArr; W25Q32_Enable &rArr; W25Q32_WaitBusy &rArr; SPI0_ReadWriteByte
    660. 

  660. </UL>
    661. 

  661. <BR>[Calls]<UL><LI><a href="#[7a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
    662. 

  662. <LI><a href="#[7b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;get_config_params
    663. 

  663. <LI><a href="#[73]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Init
    664. 

  664. <LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Init
    665. 

  665. <LI><a href="#[51]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
    666. 

  666. <LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
    667. 

  667. <LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
    668. 

  668. </UL>
    669. 

  669. <BR>[Address Reference Count : 1]<UL><LI> entry9a.o(.ARM.Collect$$$$0000000B)
    670. 

  670. </UL>
    671. 

  671. <P><STRONG><a name="[6d]"></a>nvic_vector_table_set</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_misc.o(i.nvic_vector_table_set))
    672. 

  672. <BR><BR>[Called By]<UL><LI><a href="#[47]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SystemInit
    673. 

  673. </UL>
    674. 

  674. 

  675. <P><STRONG><a name="[61]"></a>rcu_periph_clock_enable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_clock_enable))
    676. 

  676. <BR><BR>[Called By]<UL><LI><a href="#[73]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Init
    677. 

  677. <LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
    678. 

  678. </UL>
    679. 

  679. 

  680. <P><STRONG><a name="[79]"></a>rcu_periph_reset_disable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_reset_disable))
    681. 

  681. <BR><BR>[Called By]<UL><LI><a href="#[63]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_deinit
    682. 

  682. <LI><a href="#[58]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_deinit
    683. 

  683. </UL>
    684. 

  684. 

  685. <P><STRONG><a name="[78]"></a>rcu_periph_reset_enable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_reset_enable))
    686. 

  686. <BR><BR>[Called By]<UL><LI><a href="#[63]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_deinit
    687. 

  687. <LI><a href="#[58]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_deinit
    688. 

  688. </UL>
    689. 

  689. 

  690. <P><STRONG><a name="[65]"></a>spi_enable</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_spi.o(i.spi_enable))
    691. 

  691. <BR><BR>[Called By]<UL><LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
    692. 

  692. </UL>
    693. 

  693. 

  694. <P><STRONG><a name="[6a]"></a>spi_i2s_data_receive</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, gd32f10x_spi.o(i.spi_i2s_data_receive))
    695. 

  695. <BR><BR>[Called By]<UL><LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
    696. 

  696. </UL>
    697. 

  697. 

  698. <P><STRONG><a name="[69]"></a>spi_i2s_data_transmit</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_spi.o(i.spi_i2s_data_transmit))
    699. 

  699. <BR><BR>[Called By]<UL><LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
    700. 

  700. </UL>
    701. 

  701. 

  702. <P><STRONG><a name="[63]"></a>spi_i2s_deinit</STRONG> (Thumb, 82 bytes, Stack size 8 bytes, gd32f10x_spi.o(i.spi_i2s_deinit))
    703. 

  703. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = spi_i2s_deinit
    704. 

  704. </UL>
    705. 

  705. <BR>[Calls]<UL><LI><a href="#[78]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_enable
    706. 

  706. <LI><a href="#[79]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_disable
    707. 

  707. </UL>
    708. 

  708. <BR>[Called By]<UL><LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
    709. 

  709. </UL>
    710. 

  710. 

  711. <P><STRONG><a name="[68]"></a>spi_i2s_flag_get</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_spi.o(i.spi_i2s_flag_get))
    712. 

  712. <BR><BR>[Called By]<UL><LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
    713. 

  713. </UL>
    714. 

  714. 

  715. <P><STRONG><a name="[64]"></a>spi_init</STRONG> (Thumb, 50 bytes, Stack size 0 bytes, gd32f10x_spi.o(i.spi_init))
    716. 

  716. <BR><BR>[Called By]<UL><LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Init
    717. 

  717. </UL>
    718. 

  718. 

  719. <P><STRONG><a name="[5a]"></a>systick_clksource_set</STRONG> (Thumb, 40 bytes, Stack size 0 bytes, gd32f10x_misc.o(i.systick_clksource_set))
    720. 

  720. <BR><BR>[Called By]<UL><LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Init
    721. 

  721. </UL>
    722. 

  722. 

  723. <P><STRONG><a name="[51]"></a>task_fwdgt_reload</STRONG> (Thumb, 12 bytes, Stack size 8 bytes, main.o(i.task_fwdgt_reload))
    724. 

  724. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = task_fwdgt_reload
    725. 

  725. </UL>
    726. 

  726. <BR>[Calls]<UL><LI><a href="#[7d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fwdgt_write_enable
    727. 

  727. <LI><a href="#[7e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fwdgt_counter_reload
    728. 

  728. </UL>
    729. 

  729. <BR>[Called By]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
    730. 

  730. <LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
    731. 

  731. </UL>
    732. 

  732. <P>
    733. 

  733. <H3>
    734. 

  734. Local Symbols
    735. 

  735. </H3>
    736. 

  736. <P><STRONG><a name="[7c]"></a>system_clock_108m_hxtal</STRONG> (Thumb, 182 bytes, Stack size 0 bytes, system_gd32f10x.o(i.system_clock_108m_hxtal))
    737. 

  737. <BR><BR>[Called By]<UL><LI><a href="#[6c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_config
    738. 

  738. </UL>
    739. 

  739. 

  740. <P><STRONG><a name="[6c]"></a>system_clock_config</STRONG> (Thumb, 8 bytes, Stack size 8 bytes, system_gd32f10x.o(i.system_clock_config))
    741. 

  741. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = system_clock_config
    742. 

  742. </UL>
    743. 

  743. <BR>[Calls]<UL><LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_108m_hxtal
    744. 

  744. </UL>
    745. 

  745. <BR>[Called By]<UL><LI><a href="#[47]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SystemInit
    746. 

  746. </UL>
    747. 

  747. <P>
    748. 

  748. <H3>
    749. 

  749. Undefined Global Symbols
    750. 

  750. </H3><HR></body></html>
    751.