123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114 |
- #ifndef GD32F10X_FWDGT_H
- #define GD32F10X_FWDGT_H
- #include "gd32f10x.h"
- #define FWDGT FWDGT_BASE
- #define FWDGT_CTL REG32((FWDGT) + 0x00U)
- #define FWDGT_PSC REG32((FWDGT) + 0x04U)
- #define FWDGT_RLD REG32((FWDGT) + 0x08U)
- #define FWDGT_STAT REG32((FWDGT) + 0x0CU)
- #define FWDGT_CTL_CMD BITS(0,15)
- #define FWDGT_PSC_PSC BITS(0,2)
- #define FWDGT_RLD_RLD BITS(0,11)
- #define FWDGT_STAT_PUD BIT(0)
- #define FWDGT_STAT_RUD BIT(1)
- #define PSC_PSC(regval) (BITS(0,2) & ((uint32_t)(regval) << 0))
- #define FWDGT_PSC_DIV4 ((uint8_t)PSC_PSC(0))
- #define FWDGT_PSC_DIV8 ((uint8_t)PSC_PSC(1))
- #define FWDGT_PSC_DIV16 ((uint8_t)PSC_PSC(2))
- #define FWDGT_PSC_DIV32 ((uint8_t)PSC_PSC(3))
- #define FWDGT_PSC_DIV64 ((uint8_t)PSC_PSC(4))
- #define FWDGT_PSC_DIV128 ((uint8_t)PSC_PSC(5))
- #define FWDGT_PSC_DIV256 ((uint8_t)PSC_PSC(6))
- #define FWDGT_WRITEACCESS_ENABLE ((uint16_t)0x5555U)
- #define FWDGT_WRITEACCESS_DISABLE ((uint16_t)0x0000U)
- #define FWDGT_KEY_RELOAD ((uint16_t)0xAAAAU)
- #define FWDGT_KEY_ENABLE ((uint16_t)0xCCCCU)
- #define FWDGT_PSC_TIMEOUT ((uint32_t)0x000FFFFFU)
- #define FWDGT_RLD_TIMEOUT ((uint32_t)0x000FFFFFU)
- #define FWDGT_FLAG_PUD FWDGT_STAT_PUD
- #define FWDGT_FLAG_RUD FWDGT_STAT_RUD
- #define RLD_RLD(regval) (BITS(0,11) & ((uint32_t)(regval) << 0))
- void fwdgt_write_enable(void);
- void fwdgt_write_disable(void);
- void fwdgt_enable(void);
- ErrStatus fwdgt_prescaler_value_config(uint16_t prescaler_value);
- ErrStatus fwdgt_reload_value_config(uint16_t reload_value);
- void fwdgt_counter_reload(void);
- ErrStatus fwdgt_config(uint16_t reload_value, uint8_t prescaler_div);
- FlagStatus fwdgt_flag_get(uint16_t flag);
- #endif
|