123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497 |
- #ifndef GD32F10x_ENET_H
- #define GD32F10x_ENET_H
- #include "gd32f10x.h"
- #include <stdlib.h>
- #define IF_USE_EXTERNPHY_LIB 0
- #if (1 == IF_USE_EXTERNPHY_LIB)
- #include "phy.h"
- #endif
- #ifndef ENET_RXBUF_NUM
- #define ENET_RXBUF_NUM 5U
- #endif
- #ifndef ENET_TXBUF_NUM
- #define ENET_TXBUF_NUM 5U
- #endif
- #ifndef ENET_RXBUF_SIZE
- #define ENET_RXBUF_SIZE ENET_MAX_FRAME_SIZE
- #endif
- #ifndef ENET_TXBUF_SIZE
- #define ENET_TXBUF_SIZE ENET_MAX_FRAME_SIZE
- #endif
- #ifndef _PHY_H_
- #define DP83848 0
- #define LAN8700 1
- #define PHY_TYPE DP83848
- #define PHY_ADDRESS ((uint16_t)1U)
-
- #define PHY_READ_TO ((uint32_t)0x0004FFFFU)
- #define PHY_WRITE_TO ((uint32_t)0x0004FFFFU)
- #define PHY_RESETDELAY ((uint32_t)0x008FFFFFU)
- #define PHY_CONFIGDELAY ((uint32_t)0x00FFFFFFU)
-
- #define PHY_REG_BCR 0U
- #define PHY_REG_BSR 1U
- #define PHY_RESET ((uint16_t)0x8000)
- #define PHY_LOOPBACK ((uint16_t)0x4000)
- #define PHY_FULLDUPLEX_100M ((uint16_t)0x2100)
- #define PHY_HALFDUPLEX_100M ((uint16_t)0x2000)
- #define PHY_FULLDUPLEX_10M ((uint16_t)0x0100)
- #define PHY_HALFDUPLEX_10M ((uint16_t)0x0000)
- #define PHY_AUTONEGOTIATION ((uint16_t)0x1000)
- #define PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200)
- #define PHY_POWERDOWN ((uint16_t)0x0800)
- #define PHY_ISOLATE ((uint16_t)0x0400)
- #define PHY_AUTONEGO_COMPLETE ((uint16_t)0x0020)
- #define PHY_LINKED_STATUS ((uint16_t)0x0004)
- #define PHY_JABBER_DETECTION ((uint16_t)0x0002)
- #if(PHY_TYPE == LAN8700)
- #define PHY_SR 31U
- #define PHY_SPEED_STATUS ((uint16_t)0x0004)
- #define PHY_DUPLEX_STATUS ((uint16_t)0x0010)
- #elif(PHY_TYPE == DP83848)
- #define PHY_SR 16U
- #define PHY_SPEED_STATUS ((uint16_t)0x0002)
- #define PHY_DUPLEX_STATUS ((uint16_t)0x0004)
- #endif
- #endif
- #define ENET ENET_BASE
- #define ENET_MAC_CFG REG32((ENET) + 0x00U)
- #define ENET_MAC_FRMF REG32((ENET) + 0x04U)
- #define ENET_MAC_HLH REG32((ENET) + 0x08U)
- #define ENET_MAC_HLL REG32((ENET) + 0x0CU)
- #define ENET_MAC_PHY_CTL REG32((ENET) + 0x10U)
- #define ENET_MAC_PHY_DATA REG32((ENET) + 0x14U)
- #define ENET_MAC_FCTL REG32((ENET) + 0x18U)
- #define ENET_MAC_FCTH REG32((ENET) + 0x1080U)
- #define ENET_MAC_VLT REG32((ENET) + 0x1CU)
- #define ENET_MAC_RWFF REG32((ENET) + 0x28U)
- #define ENET_MAC_WUM REG32((ENET) + 0x2CU)
- #define ENET_MAC_INTF REG32((ENET) + 0x38U)
- #define ENET_MAC_INTMSK REG32((ENET) + 0x3CU)
- #define ENET_MAC_ADDR0H REG32((ENET) + 0x40U)
- #define ENET_MAC_ADDR0L REG32((ENET) + 0x44U)
- #define ENET_MAC_ADDR1H REG32((ENET) + 0x48U)
- #define ENET_MAC_ADDR1L REG32((ENET) + 0x4CU)
- #define ENET_MAC_ADDT2H REG32((ENET) + 0x50U)
- #define ENET_MAC_ADDR2L REG32((ENET) + 0x54U)
- #define ENET_MAC_ADDR3H REG32((ENET) + 0x58U)
- #define ENET_MAC_ADDR3L REG32((ENET) + 0x5CU)
- #define ENET_MSC_CTL REG32((ENET) + 0x100U)
- #define ENET_MSC_RINTF REG32((ENET) + 0x104U)
- #define ENET_MSC_TINTF REG32((ENET) + 0x108U)
- #define ENET_MSC_RINTMSK REG32((ENET) + 0x10CU)
- #define ENET_MSC_TINTMSK REG32((ENET) + 0x110U)
- #define ENET_MSC_SCCNT REG32((ENET) + 0x14CU)
- #define ENET_MSC_MSCCNT REG32((ENET) + 0x150U)
- #define ENET_MSC_TGFCNT REG32((ENET) + 0x168U)
- #define ENET_MSC_RFCECNT REG32((ENET) + 0x194U)
- #define ENET_MSC_RFAECNT REG32((ENET) + 0x198U)
- #define ENET_MSC_RGUFCNT REG32((ENET) + 0x1C4U)
- #define ENET_PTP_TSCTL REG32((ENET) + 0x700U)
- #define ENET_PTP_SSINC REG32((ENET) + 0x704U)
- #define ENET_PTP_TSH REG32((ENET) + 0x708U)
- #define ENET_PTP_TSL REG32((ENET) + 0x70CU)
- #define ENET_PTP_TSUH REG32((ENET) + 0x710U)
- #define ENET_PTP_TSUL REG32((ENET) + 0x714U)
- #define ENET_PTP_TSADDEND REG32((ENET) + 0x718U)
- #define ENET_PTP_ETH REG32((ENET) + 0x71CU)
- #define ENET_PTP_ETL REG32((ENET) + 0x720U)
- #define ENET_DMA_BCTL REG32((ENET) + 0x1000U)
- #define ENET_DMA_TPEN REG32((ENET) + 0x1004U)
- #define ENET_DMA_RPEN REG32((ENET) + 0x1008U)
- #define ENET_DMA_RDTADDR REG32((ENET) + 0x100CU)
- #define ENET_DMA_TDTADDR REG32((ENET) + 0x1010U)
- #define ENET_DMA_STAT REG32((ENET) + 0x1014U)
- #define ENET_DMA_CTL REG32((ENET) + 0x1018U)
- #define ENET_DMA_INTEN REG32((ENET) + 0x101CU)
- #define ENET_DMA_MFBOCNT REG32((ENET) + 0x1020U)
- #define ENET_DMA_CTDADDR REG32((ENET) + 0x1048U)
- #define ENET_DMA_CRDADDR REG32((ENET) + 0x104CU)
- #define ENET_DMA_CTBADDR REG32((ENET) + 0x1050U)
- #define ENET_DMA_CRBADDR REG32((ENET) + 0x1054U)
- #define ENET_MAC_CFG_REN BIT(2)
- #define ENET_MAC_CFG_TEN BIT(3)
- #define ENET_MAC_CFG_DFC BIT(4)
- #define ENET_MAC_CFG_BOL BITS(5,6)
- #define ENET_MAC_CFG_APCD BIT(7)
- #define ENET_MAC_CFG_RTD BIT(9)
- #define ENET_MAC_CFG_IPFCO BIT(10)
- #define ENET_MAC_CFG_DPM BIT(11)
- #define ENET_MAC_CFG_LBM BIT(12)
- #define ENET_MAC_CFG_ROD BIT(13)
- #define ENET_MAC_CFG_SPD BIT(14)
- #define ENET_MAC_CFG_CSD BIT(16)
- #define ENET_MAC_CFG_IGBS BITS(17,19)
- #define ENET_MAC_CFG_JBD BIT(22)
- #define ENET_MAC_CFG_WDD BIT(23)
- #define ENET_MAC_FRMF_PM BIT(0)
- #define ENET_MAC_FRMF_HUF BIT(1)
- #define ENET_MAC_FRMF_HMF BIT(2)
- #define ENET_MAC_FRMF_DAIFLT BIT(3)
- #define ENET_MAC_FRMF_MFD BIT(4)
- #define ENET_MAC_FRMF_BFRMD BIT(5)
- #define ENET_MAC_FRMF_PCFRM BITS(6,7)
- #define ENET_MAC_FRMF_SAIFLT BIT(8)
- #define ENET_MAC_FRMF_SAFLT BIT(9)
- #define ENET_MAC_FRMF_HPFLT BIT(10)
- #define ENET_MAC_FRMF_FAR BIT(31)
-
- #define ENET_MAC_HLH_HLH BITS(0,31)
-
- #define ENET_MAC_HLL_HLL BITS(0,31)
-
- #define ENET_MAC_PHY_CTL_PB BIT(0)
- #define ENET_MAC_PHY_CTL_PW BIT(1)
- #define ENET_MAC_PHY_CTL_CLR BITS(2,4)
- #define ENET_MAC_PHY_CTL_PR BITS(6,10)
- #define ENET_MAC_PHY_CTL_PA BITS(11,15)
-
- #define ENET_MAC_PHY_DATA_PD BITS(0,15)
-
- #define ENET_MAC_FCTL_FLCBBKPA BIT(0)
- #define ENET_MAC_FCTL_TFCEN BIT(1)
- #define ENET_MAC_FCTL_RFCEN BIT(2)
- #define ENET_MAC_FCTL_UPFDT BIT(3)
- #define ENET_MAC_FCTL_PLTS BITS(4,5)
- #define ENET_MAC_FCTL_DZQP BIT(7)
- #define ENET_MAC_FCTL_PTM BITS(16,31)
-
- #define ENET_MAC_FCTH_RFA BITS(0,2)
- #define ENET_MAC_FCTH_RFD BITS(4,6)
-
- #define ENET_MAC_VLT_VLTI BITS(0,15)
- #define ENET_MAC_VLT_VLTC BIT(16)
-
- #define ENET_MAC_RWFF_DATA BITS(0,31)
-
-
- #define ENET_MAC_WUM_PWD BIT(0)
- #define ENET_MAC_WUM_MPEN BIT(1)
- #define ENET_MAC_WUM_WFEN BIT(2)
- #define ENET_MAC_WUM_MPKR BIT(5)
- #define ENET_MAC_WUM_WUFR BIT(6)
- #define ENET_MAC_WUM_GU BIT(9)
- #define ENET_MAC_WUM_WUFFRPR BIT(31)
-
- #define ENET_MAC_INTF_WUM BIT(3)
- #define ENET_MAC_INTF_MSC BIT(4)
- #define ENET_MAC_INTF_MSCR BIT(5)
- #define ENET_MAC_INTF_MSCT BIT(6)
- #define ENET_MAC_INTF_TMST BIT(9)
- #define ENET_MAC_INTMSK_WUMIM BIT(3)
- #define ENET_MAC_INTMSK_TMSTIM BIT(9)
- #define ENET_MAC_ADDR0H_ADDR0H BITS(0,15)
- #define ENET_MAC_ADDR0H_MO BIT(31)
-
- #define ENET_MAC_ADDR0L_ADDR0L BITS(0,31)
-
- #define ENET_MAC_ADDR1H_ADDR1H BITS(0,15)
- #define ENET_MAC_ADDR1H_MB BITS(24,29)
- #define ENET_MAC_ADDR1H_SAF BIT(30)
- #define ENET_MAC_ADDR1H_AFE BIT(31)
-
- #define ENET_MAC_ADDR1L_ADDR1L BITS(0,31)
-
- #define ENET_MAC_ADDR2H_ADDR2H BITS(0,15)
- #define ENET_MAC_ADDR2H_MB BITS(24,29)
- #define ENET_MAC_ADDR2H_SAF BIT(30)
- #define ENET_MAC_ADDR2H_AFE BIT(31)
-
- #define ENET_MAC_ADDR2L_ADDR2L BITS(0,31)
-
- #define ENET_MAC_ADDR3H_ADDR3H BITS(0,15)
- #define ENET_MAC_ADDR3H_MB BITS(24,29)
- #define ENET_MAC_ADDR3H_SAF BIT(30)
- #define ENET_MAC_ADDR3H_AFE BIT(31)
- #define ENET_MAC_ADDR3L_ADDR3L BITS(0,31)
-
- #define ENET_MSC_CTL_CTR BIT(0)
- #define ENET_MSC_CTL_CTSR BIT(1)
- #define ENET_MSC_CTL_RTOR BIT(2)
- #define ENET_MSC_CTL_MCFZ BIT(3)
- #define ENET_MSC_RINTF_RFCE BIT(5)
- #define ENET_MSC_RINTF_RFAE BIT(6)
- #define ENET_MSC_RINTF_RGUF BIT(17)
-
- #define ENET_MSC_TINTF_TGFSC BIT(14)
- #define ENET_MSC_TINTF_TGFMSC BIT(15)
- #define ENET_MSC_TINTF_TGF BIT(21)
- #define ENET_MSC_RINTMSK_RFCEIM BIT(5)
- #define ENET_MSC_RINTMSK_RFAEIM BIT(6)
- #define ENET_MSC_RINTMSK_RGUFIM BIT(17)
-
- #define ENET_MSC_TINTMSK_TGFSCIM BIT(14)
- #define ENET_MSC_TINTMSK_TGFMSCIM BIT(15)
- #define ENET_MSC_TINTMSK_TGFIM BIT(21)
-
- #define ENET_MSC_SCCNT_SCC BITS(0,31)
-
- #define ENET_MSC_MSCCNT_MSCC BITS(0,31)
-
- #define ENET_MSC_TGFCNT_TGF BITS(0,31)
-
- #define ENET_MSC_RFCECNT_RFCER BITS(0,31)
-
- #define ENET_MSC_RFAECNT_RFAER BITS(0,31)
-
- #define ENET_MSC_RGUFCNT_RGUF BITS(0,31)
-
- #define ENET_PTP_TSCTL_TMSEN BIT(0)
- #define ENET_PTP_TSCTL_TMSFCU BIT(1)
- #define ENET_PTP_TSCTL_TMSSTI BIT(2)
- #define ENET_PTP_TSCTL_TMSSTU BIT(3)
- #define ENET_PTP_TSCTL_TMSITEN BIT(4)
- #define ENET_PTP_TSCTL_TMSARU BIT(5)
- #define ENET_PTP_SSINC_STMSSI BITS(0,7)
-
- #define ENET_PTP_TSH_STMS BITS(0,31)
-
- #define ENET_PTP_TSL_STMSS BITS(0,30)
- #define ENET_PTP_TSL_STS BIT(31)
-
- #define ENET_PTP_TSUH_TMSUS BITS(0,31)
-
- #define ENET_PTP_TSUL_TMSUSS BITS(0,30)
- #define ENET_PTP_TSUL_TMSUPNS BIT(31)
- #define ENET_PTP_TSADDEND_TMSA BITS(0,31)
-
- #define ENET_PTP_ETH_ETSH BITS(0,31)
-
- #define ENET_PTP_ETL_ETSL BITS(0,31)
-
- #define ENET_DMA_BCTL_SWR BIT(0)
- #define ENET_DMA_BCTL_DAB BIT(1)
- #define ENET_DMA_BCTL_DPSL BITS(2,6)
- #define ENET_DMA_BCTL_PGBL BITS(8,13)
- #define ENET_DMA_BCTL_RTPR BITS(14,15)
- #define ENET_DMA_BCTL_FB BIT(16)
- #define ENET_DMA_BCTL_RXDP BITS(17,22)
- #define ENET_DMA_BCTL_UIP BIT(23)
- #define ENET_DMA_BCTL_FPBL BIT(24)
- #define ENET_DMA_BCTL_AA BIT(25)
-
- #define ENET_DMA_TPEN_TPE BITS(0,31)
-
- #define ENET_DMA_RPEN_RPE BITS(0,31)
- #define ENET_DMA_RDTADDR_SRT BITS(0,31)
-
- #define ENET_DMA_TDTADDR_STT BITS(0,31)
-
- #define ENET_DMA_STAT_TS BIT(0)
- #define ENET_DMA_STAT_TPS BIT(1)
- #define ENET_DMA_STAT_TBU BIT(2)
- #define ENET_DMA_STAT_TJT BIT(3)
- #define ENET_DMA_STAT_RO BIT(4)
- #define ENET_DMA_STAT_TU BIT(5)
- #define ENET_DMA_STAT_RS BIT(6)
- #define ENET_DMA_STAT_RBU BIT(7)
- #define ENET_DMA_STAT_RPS BIT(8)
- #define ENET_DMA_STAT_RWT BIT(9)
- #define ENET_DMA_STAT_ET BIT(10)
- #define ENET_DMA_STAT_FBE BIT(13)
- #define ENET_DMA_STAT_ER BIT(14)
- #define ENET_DMA_STAT_AI BIT(15)
- #define ENET_DMA_STAT_NI BIT(16)
- #define ENET_DMA_STAT_RP BITS(17,19)
- #define ENET_DMA_STAT_TP BITS(20,22)
- #define ENET_DMA_STAT_EB BITS(23,25)
- #define ENET_DMA_STAT_MSC BIT(27)
- #define ENET_DMA_STAT_WUM BIT(28)
- #define ENET_DMA_STAT_TST BIT(29)
-
- #define ENET_DMA_CTL_SRE BIT(1)
- #define ENET_DMA_CTL_OSF BIT(2)
- #define ENET_DMA_CTL_RTHC BITS(3,4)
- #define ENET_DMA_CTL_FUF BIT(6)
- #define ENET_DMA_CTL_FERF BIT(7)
- #define ENET_DMA_CTL_STE BIT(13)
- #define ENET_DMA_CTL_TTHC BITS(14,16)
- #define ENET_DMA_CTL_FTF BIT(20)
- #define ENET_DMA_CTL_TSFD BIT(21)
- #define ENET_DMA_CTL_DAFRF BIT(24)
- #define ENET_DMA_CTL_RSFD BIT(25)
- #define ENET_DMA_CTL_DTCERFD BIT(26)
-
- #define ENET_DMA_INTEN_TIE BIT(0)
- #define ENET_DMA_INTEN_TPSIE BIT(1)
- #define ENET_DMA_INTEN_TBUIE BIT(2)
- #define ENET_DMA_INTEN_TJTIE BIT(3)
- #define ENET_DMA_INTEN_ROIE BIT(4)
- #define ENET_DMA_INTEN_TUIE BIT(5)
- #define ENET_DMA_INTEN_RIE BIT(6)
- #define ENET_DMA_INTEN_RBUIE BIT(7)
- #define ENET_DMA_INTEN_RPSIE BIT(8)
- #define ENET_DMA_INTEN_RWTIE BIT(9)
- #define ENET_DMA_INTEN_ETIE BIT(10)
- #define ENET_DMA_INTEN_FBEIE BIT(13)
- #define ENET_DMA_INTEN_ERIE BIT(14)
- #define ENET_DMA_INTEN_AIE BIT(15)
- #define ENET_DMA_INTEN_NIE BIT(16)
-
- #define ENET_DMA_MFBOCNT_MSFC BITS(0,15)
- #define ENET_DMA_MFBOCNT_OBMFC BIT(16)
- #define ENET_DMA_MFBOCNT_MSFA BITS(17,27)
- #define ENET_DMA_MFBOCNT_OBFOC BIT(28)
- #define ENET_DMA_CTDADDR_TDAP BITS(0,31)
- #define ENET_DMA_CRDADDR_RDAP BITS(0,31)
-
- #define ENET_DMA_CTBADDR_TBAP BITS(0,31)
-
- #define ENET_DMA_CRBADDR_RBAP BITS(0,31)
- #define ENET_TDES0_DB BIT(0)
- #define ENET_TDES0_UFE BIT(1)
- #define ENET_TDES0_EXD BIT(2)
- #define ENET_TDES0_COCNT BITS(3,6)
- #define ENET_TDES0_VFRM BIT(7)
- #define ENET_TDES0_ECO BIT(8)
- #define ENET_TDES0_LCO BIT(9)
- #define ENET_TDES0_NCA BIT(10)
- #define ENET_TDES0_LCA BIT(11)
- #define ENET_TDES0_IPPE BIT(12)
- #define ENET_TDES0_FRMF BIT(13)
- #define ENET_TDES0_JT BIT(14)
- #define ENET_TDES0_ES BIT(15)
- #define ENET_TDES0_IPHE BIT(16)
- #define ENET_TDES0_TTMSS BIT(17)
- #define ENET_TDES0_TCHM BIT(20)
- #define ENET_TDES0_TERM BIT(21)
- #define ENET_TDES0_CM BITS(22,23)
- #define ENET_TDES0_TTSEN BIT(25)
- #define ENET_TDES0_DPAD BIT(26)
- #define ENET_TDES0_DCRC BIT(27)
- #define ENET_TDES0_FSG BIT(28)
- #define ENET_TDES0_LSG BIT(29)
- #define ENET_TDES0_INTC BIT(30)
- #define ENET_TDES0_DAV BIT(31)
- #define ENET_TDES1_TB1S BITS(0,12)
- #define ENET_TDES1_TB2S BITS(16,28)
- #define ENET_TDES2_TB1AP BITS(0,31)
- #define ENET_TDES3_TB2AP BITS(0,31)
- #define ENET_RDES0_PCERR BIT(0)
- #define ENET_RDES0_CERR BIT(1)
- #define ENET_RDES0_DBERR BIT(2)
- #define ENET_RDES0_RERR BIT(3)
- #define ENET_RDES0_RWDT BIT(4)
- #define ENET_RDES0_FRMT BIT(5)
- #define ENET_RDES0_LCO BIT(6)
- #define ENET_RDES0_IPHERR BIT(7)
- #define ENET_RDES0_LDES BIT(8)
- #define ENET_RDES0_FDES BIT(9)
- #define ENET_RDES0_VTAG BIT(10)
- #define ENET_RDES0_OERR BIT(11)
- #define ENET_RDES0_LERR BIT(12)
- #define ENET_RDES0_SAFF BIT(13)
- #define ENET_RDES0_DERR BIT(14)
- #define ENET_RDES0_ERRS BIT(15)
- #define ENET_RDES0_FRML BITS(16,29)
- #define ENET_RDES0_DAFF BIT(30)
- #define ENET_RDES0_DAV BIT(31)
-
- #define ENET_RDES1_RB1S BITS(0,12)
- #define ENET_RDES1_RCHM BIT(14)
- #define ENET_RDES1_RERM BIT(15)
- #define ENET_RDES1_RB2S BITS(16,28)
- #define ENET_RDES1_DINTC BIT(31)
- #define ENET_RDES2_RB1AP BITS(0,31)
- #define ENET_RDES3_RB2AP BITS(0,31)
- #define ENET_REGIDX_BIT(regidx, bitpos) (((uint32_t)(regidx) << 6) | (uint32_t)(bitpos))
- #define ENET_REG_VAL(periph) (REG32(ENET + ((uint32_t)(periph)>>6)))
- #define ENET_BIT_POS(val) ((uint32_t)(val) & 0x1FU)
- #define ENET_RANGE(hclk, n, m) (((hclk) >= (n))&&((hclk) < (m)))
- #define ENET_SET_MACADDRH(p) (((uint32_t)(p)[5] << 8) | (uint32_t)(p)[4])
- #define ENET_SET_MACADDRL(p) (((uint32_t)(p)[3] << 24) | ((uint32_t)(p)[2] << 16) | ((uint32_t)(p)[1] << 8) | (uint32_t)(p)[0])
- #define ENET_ADDRH_BASE ((ENET) + 0x40U)
- #define ENET_ADDRL_BASE ((ENET) + 0x44U)
- #define ENET_GET_MACADDR(offset, n) ((uint8_t)((REG32((ENET_ADDRL_BASE + (offset)) - (((n) / 4U) * 4U)) >> (8U * ((n) % 4U))) & 0xFFU))
- #define MAC_FCTL_REG_OFFSET 0x0018U
- #define MAC_WUM_REG_OFFSET 0x002CU
- #define MAC_INTF_REG_OFFSET 0x0038U
- #define MAC_INTMSK_REG_OFFSET 0x003CU
- #define MSC_RINTF_REG_OFFSET 0x0104U
- #define MSC_TINTF_REG_OFFSET 0x0108U
- #define MSC_RINTMSK_REG_OFFSET 0x010CU
- #define MSC_TINTMSK_REG_OFFSET 0x0110U
- #define MSC_SCCNT_REG_OFFSET 0x014CU
- #define MSC_MSCCNT_REG_OFFSET 0x0150U
- #define MSC_TGFCNT_REG_OFFSET 0x0168U
- #define MSC_RFCECNT_REG_OFFSET 0x0194U
- #define MSC_RFAECNT_REG_OFFSET 0x0198U
- #define MSC_RGUFCNT_REG_OFFSET 0x01C4U
- #define DMA_STAT_REG_OFFSET 0x1014U
- #define DMA_INTEN_REG_OFFSET 0x101CU
- #define DMA_TDTADDR_REG_OFFSET 0x1010U
- #define DMA_CTDADDR_REG_OFFSET 0x1048U
- #define DMA_CTBADDR_REG_OFFSET 0x1050U
- #define DMA_RDTADDR_REG_OFFSET 0x100CU
- #define DMA_CRDADDR_REG_OFFSET 0x104CU
- #define DMA_CRBADDR_REG_OFFSET 0x1054U
- typedef enum
- {
-
- ENET_MAC_FLAG_MPKR = ENET_REGIDX_BIT(MAC_WUM_REG_OFFSET, 5U),
- ENET_MAC_FLAG_WUFR = ENET_REGIDX_BIT(MAC_WUM_REG_OFFSET, 6U),
-
- ENET_MAC_FLAG_FLOWCONTROL = ENET_REGIDX_BIT(MAC_FCTL_REG_OFFSET, 0U),
-
- ENET_MAC_FLAG_WUM = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 3U),
- ENET_MAC_FLAG_MSC = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 4U),
- ENET_MAC_FLAG_MSCR = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 5U),
- ENET_MAC_FLAG_MSCT = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 6U),
- ENET_MAC_FLAG_TMST = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 9U),
-
- ENET_MSC_FLAG_RFCE = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 5U),
- ENET_MSC_FLAG_RFAE = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 6U),
- ENET_MSC_FLAG_RGUF = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 17U),
-
- ENET_MSC_FLAG_TGFSC = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 14U),
- ENET_MSC_FLAG_TGFMSC = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 15U),
- ENET_MSC_FLAG_TGF = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 21U),
-
- ENET_DMA_FLAG_TS = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),
- ENET_DMA_FLAG_TPS = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),
- ENET_DMA_FLAG_TBU = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),
- ENET_DMA_FLAG_TJT = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),
- ENET_DMA_FLAG_RO = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),
- ENET_DMA_FLAG_TU = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),
- ENET_DMA_FLAG_RS = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),
- ENET_DMA_FLAG_RBU = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),
- ENET_DMA_FLAG_RPS = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),
- ENET_DMA_FLAG_RWT = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),
- ENET_DMA_FLAG_ET = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),
- ENET_DMA_FLAG_FBE = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),
- ENET_DMA_FLAG_ER = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),
- ENET_DMA_FLAG_AI = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),
- ENET_DMA_FLAG_NI = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),
- ENET_DMA_FLAG_EB_DMA_ERROR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 23U),
- ENET_DMA_FLAG_EB_TRANSFER_ERROR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 24U),
- ENET_DMA_FLAG_EB_ACCESS_ERROR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 25U),
- ENET_DMA_FLAG_MSC = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 27U),
- ENET_DMA_FLAG_WUM = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 28U),
- ENET_DMA_FLAG_TST = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 29U),
- }enet_flag_enum;
- typedef enum
- {
-
- ENET_DMA_FLAG_TS_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),
- ENET_DMA_FLAG_TPS_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),
- ENET_DMA_FLAG_TBU_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),
- ENET_DMA_FLAG_TJT_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),
- ENET_DMA_FLAG_RO_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),
- ENET_DMA_FLAG_TU_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),
- ENET_DMA_FLAG_RS_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),
- ENET_DMA_FLAG_RBU_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),
- ENET_DMA_FLAG_RPS_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),
- ENET_DMA_FLAG_RWT_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),
- ENET_DMA_FLAG_ET_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),
- ENET_DMA_FLAG_FBE_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),
- ENET_DMA_FLAG_ER_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),
- ENET_DMA_FLAG_AI_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),
- ENET_DMA_FLAG_NI_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),
- }enet_flag_clear_enum;
- typedef enum
- {
-
- ENET_MAC_INT_WUMIM = ENET_REGIDX_BIT(MAC_INTMSK_REG_OFFSET, 3U),
- ENET_MAC_INT_TMSTIM = ENET_REGIDX_BIT(MAC_INTMSK_REG_OFFSET, 9U),
-
- ENET_MSC_INT_RFCEIM = ENET_REGIDX_BIT(MSC_RINTMSK_REG_OFFSET, 5U),
- ENET_MSC_INT_RFAEIM = ENET_REGIDX_BIT(MSC_RINTMSK_REG_OFFSET, 6U),
- ENET_MSC_INT_RGUFIM = ENET_REGIDX_BIT(MSC_RINTMSK_REG_OFFSET, 17U),
-
- ENET_MSC_INT_TGFSCIM = ENET_REGIDX_BIT(MSC_TINTMSK_REG_OFFSET, 14U),
- ENET_MSC_INT_TGFMSCIM = ENET_REGIDX_BIT(MSC_TINTMSK_REG_OFFSET, 15U),
- ENET_MSC_INT_TGFIM = ENET_REGIDX_BIT(MSC_TINTMSK_REG_OFFSET, 21U),
-
- ENET_DMA_INT_TIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 0U),
- ENET_DMA_INT_TPSIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 1U),
- ENET_DMA_INT_TBUIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 2U),
- ENET_DMA_INT_TJTIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 3U),
- ENET_DMA_INT_ROIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 4U),
- ENET_DMA_INT_TUIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 5U),
- ENET_DMA_INT_RIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 6U),
- ENET_DMA_INT_RBUIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 7U),
- ENET_DMA_INT_RPSIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 8U),
- ENET_DMA_INT_RWTIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 9U),
- ENET_DMA_INT_ETIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 10U),
- ENET_DMA_INT_FBEIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 13U),
- ENET_DMA_INT_ERIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 14U),
- ENET_DMA_INT_AIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 15U),
- ENET_DMA_INT_NIE = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 16U),
- }enet_int_enum;
-
- typedef enum
- {
-
- ENET_MAC_INT_FLAG_WUM = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 3U),
- ENET_MAC_INT_FLAG_MSC = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 4U),
- ENET_MAC_INT_FLAG_MSCR = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 5U),
- ENET_MAC_INT_FLAG_MSCT = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 6U),
- ENET_MAC_INT_FLAG_TMST = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 9U),
-
- ENET_MSC_INT_FLAG_RFCE = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 5U),
- ENET_MSC_INT_FLAG_RFAE = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 6U),
- ENET_MSC_INT_FLAG_RGUF = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 17U),
-
- ENET_MSC_INT_FLAG_TGFSC = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 14U),
- ENET_MSC_INT_FLAG_TGFMSC = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 15U),
- ENET_MSC_INT_FLAG_TGF = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 21U),
-
- ENET_DMA_INT_FLAG_TS = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),
- ENET_DMA_INT_FLAG_TPS = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),
- ENET_DMA_INT_FLAG_TBU = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),
- ENET_DMA_INT_FLAG_TJT = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),
- ENET_DMA_INT_FLAG_RO = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),
- ENET_DMA_INT_FLAG_TU = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),
- ENET_DMA_INT_FLAG_RS = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),
- ENET_DMA_INT_FLAG_RBU = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),
- ENET_DMA_INT_FLAG_RPS = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),
- ENET_DMA_INT_FLAG_RWT = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),
- ENET_DMA_INT_FLAG_ET = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),
- ENET_DMA_INT_FLAG_FBE = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),
- ENET_DMA_INT_FLAG_ER = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),
- ENET_DMA_INT_FLAG_AI = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),
- ENET_DMA_INT_FLAG_NI = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),
- ENET_DMA_INT_FLAG_MSC = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 27U),
- ENET_DMA_INT_FLAG_WUM = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 28U),
- ENET_DMA_INT_FLAG_TST = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 29U),
- }enet_int_flag_enum;
- typedef enum
- {
-
- ENET_DMA_INT_FLAG_TS_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),
- ENET_DMA_INT_FLAG_TPS_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),
- ENET_DMA_INT_FLAG_TBU_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),
- ENET_DMA_INT_FLAG_TJT_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),
- ENET_DMA_INT_FLAG_RO_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),
- ENET_DMA_INT_FLAG_TU_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),
- ENET_DMA_INT_FLAG_RS_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),
- ENET_DMA_INT_FLAG_RBU_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),
- ENET_DMA_INT_FLAG_RPS_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),
- ENET_DMA_INT_FLAG_RWT_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),
- ENET_DMA_INT_FLAG_ET_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),
- ENET_DMA_INT_FLAG_FBE_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),
- ENET_DMA_INT_FLAG_ER_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),
- ENET_DMA_INT_FLAG_AI_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),
- ENET_DMA_INT_FLAG_NI_CLR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),
- }enet_int_flag_clear_enum;
- typedef enum
- {
- ENET_RX_DESC_TABLE = DMA_RDTADDR_REG_OFFSET,
- ENET_RX_CURRENT_DESC = DMA_CRDADDR_REG_OFFSET,
- ENET_RX_CURRENT_BUFFER = DMA_CRBADDR_REG_OFFSET,
- ENET_TX_DESC_TABLE = DMA_TDTADDR_REG_OFFSET,
- ENET_TX_CURRENT_DESC = DMA_CTDADDR_REG_OFFSET,
- ENET_TX_CURRENT_BUFFER = DMA_CTBADDR_REG_OFFSET
- }enet_desc_reg_enum;
- typedef enum
- {
- ENET_MSC_TX_SCCNT = MSC_SCCNT_REG_OFFSET,
- ENET_MSC_TX_MSCCNT = MSC_MSCCNT_REG_OFFSET,
- ENET_MSC_TX_TGFCNT = MSC_TGFCNT_REG_OFFSET,
- ENET_MSC_RX_RFCECNT = MSC_RFCECNT_REG_OFFSET,
- ENET_MSC_RX_RFAECNT = MSC_RFAECNT_REG_OFFSET,
- ENET_MSC_RX_RGUFCNT = MSC_RGUFCNT_REG_OFFSET
- }enet_msc_counter_enum;
- typedef enum
- {
- FORWARD_OPTION = BIT(0),
- DMABUS_OPTION = BIT(1),
- DMA_MAXBURST_OPTION = BIT(2),
- DMA_ARBITRATION_OPTION = BIT(3),
- STORE_OPTION = BIT(4),
- DMA_OPTION = BIT(5),
- VLAN_OPTION = BIT(6),
- FLOWCTL_OPTION = BIT(7),
- HASHH_OPTION = BIT(8),
- HASHL_OPTION = BIT(9),
- FILTER_OPTION = BIT(10),
- HALFDUPLEX_OPTION = BIT(11),
- TIMER_OPTION = BIT(12),
- INTERFRAMEGAP_OPTION = BIT(13),
- }enet_option_enum;
- typedef enum
- {
- ENET_AUTO_NEGOTIATION = 0x01u,
- ENET_100M_FULLDUPLEX = (ENET_MAC_CFG_SPD | ENET_MAC_CFG_DPM),
- ENET_100M_HALFDUPLEX = ENET_MAC_CFG_SPD ,
- ENET_10M_FULLDUPLEX = ENET_MAC_CFG_DPM,
- ENET_10M_HALFDUPLEX = (uint32_t)0x00000000U,
- ENET_LOOPBACKMODE = (ENET_MAC_CFG_LBM | ENET_MAC_CFG_DPM)
- }enet_mediamode_enum;
- typedef enum
- {
- ENET_NO_AUTOCHECKSUM = (uint32_t)0x00000000U,
- ENET_AUTOCHECKSUM_DROP_FAILFRAMES = ENET_MAC_CFG_IPFCO,
- ENET_AUTOCHECKSUM_ACCEPT_FAILFRAMES = (ENET_MAC_CFG_IPFCO|ENET_DMA_CTL_DTCERFD)
- }enet_chksumconf_enum;
- typedef enum
- {
- ENET_PROMISCUOUS_MODE = ENET_MAC_FRMF_PM,
- ENET_RECEIVEALL = (int32_t)ENET_MAC_FRMF_FAR,
- ENET_BROADCAST_FRAMES_PASS = (uint32_t)0x00000000U,
- ENET_BROADCAST_FRAMES_DROP = ENET_MAC_FRMF_BFRMD
- }enet_frmrecept_enum;
- typedef enum
- {
- ALL_MAC_REG = 0,
- ALL_MSC_REG = 22,
- ALL_PTP_REG = 33,
- ALL_DMA_REG = 44,
- }enet_registers_type_enum;
- typedef enum
- {
- ENET_DMA_TX = ENET_DMA_STAT_TP,
- ENET_DMA_RX = ENET_DMA_STAT_RP
- }enet_dmadirection_enum;
- typedef enum
- {
- ENET_PHY_READ = (uint32_t)0x00000000,
- ENET_PHY_WRITE = ENET_MAC_PHY_CTL_PW
- }enet_phydirection_enum;
- typedef enum
- {
- ENET_REG_READ,
- ENET_REG_WRITE
- }enet_regdirection_enum;
-
- typedef enum
- {
- ENET_MAC_ADDRESS0 = ((uint32_t)0x00000000),
- ENET_MAC_ADDRESS1 = ((uint32_t)0x00000008),
- ENET_MAC_ADDRESS2 = ((uint32_t)0x00000010),
- ENET_MAC_ADDRESS3 = ((uint32_t)0x00000018)
- }enet_macaddress_enum;
- typedef enum
- {
- TXDESC_COLLISION_COUNT,
- TXDESC_BUFFER_1_ADDR,
- RXDESC_FRAME_LENGTH,
- RXDESC_BUFFER_1_SIZE,
- RXDESC_BUFFER_2_SIZE,
- RXDESC_BUFFER_1_ADDR
- }enet_descstate_enum;
- typedef struct
- {
- uint32_t option_enable;
- uint32_t forward_frame;
- uint32_t dmabus_mode;
- uint32_t dma_maxburst;
- uint32_t dma_arbitration;
- uint32_t store_forward_mode;
- uint32_t dma_function;
- uint32_t vlan_config;
- uint32_t flow_control;
- uint32_t hashtable_high;
- uint32_t hashtable_low;
- uint32_t framesfilter_mode;
- uint32_t halfduplex_param;
- uint32_t timer_config;
- uint32_t interframegap;
- }enet_initpara_struct;
-
- typedef struct
- {
- uint32_t status;
- uint32_t control_buffer_size;
- uint32_t buffer1_addr;
- uint32_t buffer2_next_desc_addr;
- } enet_descriptors_struct;
-
- typedef struct
- {
- uint32_t second;
- uint32_t nanosecond;
- uint32_t sign;
- }enet_ptp_systime_struct;
- #define MAC_CFG_BOL(regval) (BITS(5,6) & ((uint32_t)(regval) << 5))
- #define ENET_BACKOFFLIMIT_10 MAC_CFG_BOL(0)
- #define ENET_BACKOFFLIMIT_8 MAC_CFG_BOL(1)
- #define ENET_BACKOFFLIMIT_4 MAC_CFG_BOL(2)
- #define ENET_BACKOFFLIMIT_1 MAC_CFG_BOL(3)
- #define MAC_CFG_IGBS(regval) (BITS(17,19) & ((uint32_t)(regval) << 17))
- #define ENET_INTERFRAMEGAP_96BIT MAC_CFG_IGBS(0)
- #define ENET_INTERFRAMEGAP_88BIT MAC_CFG_IGBS(1)
- #define ENET_INTERFRAMEGAP_80BIT MAC_CFG_IGBS(2)
- #define ENET_INTERFRAMEGAP_72BIT MAC_CFG_IGBS(3)
- #define ENET_INTERFRAMEGAP_64BIT MAC_CFG_IGBS(4)
- #define ENET_INTERFRAMEGAP_56BIT MAC_CFG_IGBS(5)
- #define ENET_INTERFRAMEGAP_48BIT MAC_CFG_IGBS(6)
- #define ENET_INTERFRAMEGAP_40BIT MAC_CFG_IGBS(7)
- #define ENET_WATCHDOG_ENABLE ((uint32_t)0x00000000U)
- #define ENET_WATCHDOG_DISABLE ENET_MAC_CFG_WDD
-
- #define ENET_JABBER_ENABLE ((uint32_t)0x00000000U)
- #define ENET_JABBER_DISABLE ENET_MAC_CFG_JBD
- #define ENET_CARRIERSENSE_ENABLE ((uint32_t)0x00000000U)
- #define ENET_CARRIERSENSE_DISABLE ENET_MAC_CFG_CSD
-
- #define ENET_SPEEDMODE_10M ((uint32_t)0x00000000U)
- #define ENET_SPEEDMODE_100M ENET_MAC_CFG_SPD
- #define ENET_RECEIVEOWN_ENABLE ((uint32_t)0x00000000U)
- #define ENET_RECEIVEOWN_DISABLE ENET_MAC_CFG_ROD
- #define ENET_LOOPBACKMODE_ENABLE ENET_MAC_CFG_LBM
- #define ENET_LOOPBACKMODE_DISABLE ((uint32_t)0x00000000U)
- #define ENET_MODE_FULLDUPLEX ENET_MAC_CFG_DPM
- #define ENET_MODE_HALFDUPLEX ((uint32_t)0x00000000U)
- #define ENET_CHECKSUMOFFLOAD_ENABLE ENET_MAC_CFG_IPFCO
- #define ENET_CHECKSUMOFFLOAD_DISABLE ((uint32_t)0x00000000U)
- #define ENET_RETRYTRANSMISSION_ENABLE ((uint32_t)0x00000000U)
- #define ENET_RETRYTRANSMISSION_DISABLE ENET_MAC_CFG_RTD
- #define ENET_AUTO_PADCRC_DROP_ENABLE ENET_MAC_CFG_APCD
- #define ENET_AUTO_PADCRC_DROP_DISABLE ((uint32_t)0x00000000U)
- #define ENET_AUTO_PADCRC_DROP ENET_MAC_CFG_APCD
- #define ENET_DEFERRALCHECK_ENABLE ENET_MAC_CFG_DFC
- #define ENET_DEFERRALCHECK_DISABLE ((uint32_t)0x00000000U)
- #define MAC_FRMF_PCFRM(regval) (BITS(6,7) & ((uint32_t)(regval) << 6))
- #define ENET_PCFRM_PREVENT_ALL MAC_FRMF_PCFRM(0)
- #define ENET_PCFRM_PREVENT_PAUSEFRAME MAC_FRMF_PCFRM(1)
- #define ENET_PCFRM_FORWARD_ALL MAC_FRMF_PCFRM(2)
- #define ENET_PCFRM_FORWARD_FILTERED MAC_FRMF_PCFRM(3)
-
- #define ENET_RX_FILTER_DISABLE ENET_MAC_FRMF_FAR
- #define ENET_RX_FILTER_ENABLE ((uint32_t)0x00000000U)
-
- #define ENET_SRC_FILTER_NORMAL_ENABLE ENET_MAC_FRMF_SAFLT
- #define ENET_SRC_FILTER_INVERSE_ENABLE (ENET_MAC_FRMF_SAFLT | ENET_MAC_FRMF_SAIFLT)
- #define ENET_SRC_FILTER_DISABLE ((uint32_t)0x00000000U)
- #define ENET_SRC_FILTER ENET_MAC_FRMF_SAFLT
- #define ENET_SRC_FILTER_INVERSE ENET_MAC_FRMF_SAIFLT
- #define ENET_BROADCASTFRAMES_ENABLE ((uint32_t)0x00000000U)
- #define ENET_BROADCASTFRAMES_DISABLE ENET_MAC_FRMF_BFRMD
-
- #define ENET_DEST_FILTER_INVERSE_ENABLE ENET_MAC_FRMF_DAIFLT
- #define ENET_DEST_FILTER_INVERSE_DISABLE ((uint32_t)0x00000000U)
- #define ENET_DEST_FILTER_INVERSE ENET_MAC_FRMF_DAIFLT
- #define ENET_PROMISCUOUS_ENABLE ENET_MAC_FRMF_PM
- #define ENET_PROMISCUOUS_DISABLE ((uint32_t)0x00000000U)
-
- #define ENET_MULTICAST_FILTER_HASH_OR_PERFECT (ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT)
- #define ENET_MULTICAST_FILTER_HASH ENET_MAC_FRMF_HMF
- #define ENET_MULTICAST_FILTER_PERFECT ((uint32_t)0x00000000U)
- #define ENET_MULTICAST_FILTER_NONE ENET_MAC_FRMF_MFD
- #define ENET_MULTICAST_FILTER_PASS ENET_MAC_FRMF_MFD
- #define ENET_MULTICAST_FILTER_HASH_MODE ENET_MAC_FRMF_HMF
- #define ENET_FILTER_MODE_EITHER ENET_MAC_FRMF_HPFLT
- #define ENET_UNICAST_FILTER_EITHER (ENET_MAC_FRMF_HUF | ENET_MAC_FRMF_HPFLT)
- #define ENET_UNICAST_FILTER_HASH ENET_MAC_FRMF_HUF
- #define ENET_UNICAST_FILTER_PERFECT ((uint32_t)0x00000000U)
- #define ENET_UNICAST_FILTER_HASH_MODE ENET_MAC_FRMF_HUF
- #define MAC_PHY_CTL_CLR(regval) (BITS(2,4) & ((uint32_t)(regval) << 2))
- #define ENET_MDC_HCLK_DIV42 MAC_PHY_CTL_CLR(0)
- #define ENET_MDC_HCLK_DIV62 MAC_PHY_CTL_CLR(1)
- #define ENET_MDC_HCLK_DIV16 MAC_PHY_CTL_CLR(2)
- #define ENET_MDC_HCLK_DIV26 MAC_PHY_CTL_CLR(3)
- #define MAC_PHY_CTL_PR(regval) (BITS(6,10) & ((uint32_t)(regval) << 6))
- #define MAC_PHY_CTL_PA(regval) (BITS(11,15) & ((uint32_t)(regval) << 11))
- #define MAC_PHY_DATA_PD(regval) (BITS(0,15) & ((uint32_t)(regval) << 0))
- #define MAC_FCTL_PLTS(regval) (BITS(4,5) & ((uint32_t)(regval) << 4))
- #define ENET_PAUSETIME_MINUS4 MAC_FCTL_PLTS(0)
- #define ENET_PAUSETIME_MINUS28 MAC_FCTL_PLTS(1)
- #define ENET_PAUSETIME_MINUS144 MAC_FCTL_PLTS(2)
- #define ENET_PAUSETIME_MINUS256 MAC_FCTL_PLTS(3)
- #define ENET_ZERO_QUANTA_PAUSE_ENABLE ((uint32_t)0x00000000U)
- #define ENET_ZERO_QUANTA_PAUSE_DISABLE ENET_MAC_FCTL_DZQP
- #define ENET_ZERO_QUANTA_PAUSE ENET_MAC_FCTL_DZQP
- #define ENET_MAC0_AND_UNIQUE_ADDRESS_PAUSEDETECT ENET_MAC_FCTL_UPFDT
- #define ENET_UNIQUE_PAUSEDETECT ((uint32_t)0x00000000U)
-
- #define ENET_RX_FLOWCONTROL_ENABLE ENET_MAC_FCTL_RFCEN
- #define ENET_RX_FLOWCONTROL_DISABLE ((uint32_t)0x00000000U)
- #define ENET_RX_FLOWCONTROL ENET_MAC_FCTL_RFCEN
- #define ENET_TX_FLOWCONTROL_ENABLE ENET_MAC_FCTL_TFCEN
- #define ENET_TX_FLOWCONTROL_DISABLE ((uint32_t)0x00000000U)
- #define ENET_TX_FLOWCONTROL ENET_MAC_FCTL_TFCEN
- #define ENET_BACK_PRESSURE_ENABLE ENET_MAC_FCTL_FLCBBKPA
- #define ENET_BACK_PRESSURE_DISABLE ((uint32_t)0x00000000U)
- #define ENET_BACK_PRESSURE ENET_MAC_FCTL_FLCBBKPA
-
- #define MAC_FCTL_PTM(regval) (BITS(16,31) & ((uint32_t)(regval) << 16))
- #define MAC_VLT_VLTI(regval) (BITS(0,15) & ((uint32_t)(regval) << 0))
-
- #define ENET_VLANTAGCOMPARISON_12BIT ENET_MAC_VLT_VLTC
- #define ENET_VLANTAGCOMPARISON_16BIT ((uint32_t)0x00000000U)
-
- #define ENET_WUM_FLAG_WUFFRPR ENET_MAC_WUM_WUFFRPR
- #define ENET_WUM_FLAG_WUFR ENET_MAC_WUM_WUFR
- #define ENET_WUM_FLAG_MPKR ENET_MAC_WUM_MPKR
- #define ENET_WUM_POWER_DOWN ENET_MAC_WUM_PWD
- #define ENET_WUM_MAGIC_PACKET_FRAME ENET_MAC_WUM_MPEN
- #define ENET_WUM_WAKE_UP_FRAME ENET_MAC_WUM_WFEN
- #define ENET_WUM_GLOBAL_UNICAST ENET_MAC_WUM_GU
- #define MAC_ADDR0H_ADDR0H(regval) (BITS(0,15) & ((uint32_t)(regval) << 0))
- #define MAC_ADDR123H_ADDR123H(regval) (BITS(0,15) & ((uint32_t)(regval) << 0))
- #define ENET_ADDRESS_MASK_BYTE0 BIT(24)
- #define ENET_ADDRESS_MASK_BYTE1 BIT(25)
- #define ENET_ADDRESS_MASK_BYTE2 BIT(26)
- #define ENET_ADDRESS_MASK_BYTE3 BIT(27)
- #define ENET_ADDRESS_MASK_BYTE4 BIT(28)
- #define ENET_ADDRESS_MASK_BYTE5 BIT(29)
- #define ENET_ADDRESS_FILTER_SA BIT(30)
- #define ENET_ADDRESS_FILTER_DA ((uint32_t)0x00000000)
-
- #define MAC_FCTH_RFA(regval) ((BITS(0,2) & ((uint32_t)(regval) << 0))<<8)
- #define ENET_ACTIVE_THRESHOLD_256BYTES MAC_FCTH_RFA(0)
- #define ENET_ACTIVE_THRESHOLD_512BYTES MAC_FCTH_RFA(1)
- #define ENET_ACTIVE_THRESHOLD_768BYTES MAC_FCTH_RFA(2)
- #define ENET_ACTIVE_THRESHOLD_1024BYTES MAC_FCTH_RFA(3)
- #define ENET_ACTIVE_THRESHOLD_1280BYTES MAC_FCTH_RFA(4)
- #define ENET_ACTIVE_THRESHOLD_1536BYTES MAC_FCTH_RFA(5)
- #define ENET_ACTIVE_THRESHOLD_1792BYTES MAC_FCTH_RFA(6)
- #define MAC_FCTH_RFD(regval) ((BITS(4,6) & ((uint32_t)(regval) << 4))<<8)
- #define ENET_DEACTIVE_THRESHOLD_256BYTES MAC_FCTH_RFD(0)
- #define ENET_DEACTIVE_THRESHOLD_512BYTES MAC_FCTH_RFD(1)
- #define ENET_DEACTIVE_THRESHOLD_768BYTES MAC_FCTH_RFD(2)
- #define ENET_DEACTIVE_THRESHOLD_1024BYTES MAC_FCTH_RFD(3)
- #define ENET_DEACTIVE_THRESHOLD_1280BYTES MAC_FCTH_RFD(4)
- #define ENET_DEACTIVE_THRESHOLD_1536BYTES MAC_FCTH_RFD(5)
- #define ENET_DEACTIVE_THRESHOLD_1792BYTES MAC_FCTH_RFD(6)
- #define ENET_MSC_COUNTER_STOP_ROLLOVER ENET_MSC_CTL_CTSR
- #define ENET_MSC_RESET_ON_READ ENET_MSC_CTL_RTOR
- #define ENET_MSC_COUNTERS_FREEZE ENET_MSC_CTL_MCFZ
- #define ENET_RXTX_TIMESTAMP ENET_PTP_TSCTL_TMSEN
- #define ENET_PTP_TIMESTAMP_INT ENET_PTP_TSCTL_TMSITEN
- #define PTP_SSINC_STMSSI(regval) (BITS(0,7) & ((uint32_t)(regval) << 0))
- #define GET_PTP_TSL_STMSS(regval) GET_BITS((uint32_t)(regval),0,30)
-
- #define ENET_PTP_TIME_POSITIVE ((uint32_t)0x00000000)
- #define ENET_PTP_TIME_NEGATIVE ENET_PTP_TSL_STS
- #define GET_PTP_TSL_STS(regval) (((regval) & BIT(31)) >> (31U))
- #define PTP_TSUL_TMSUSS(regval) (BITS(0,30) & ((uint32_t)(regval) << 0))
- #define ENET_PTP_ADD_TO_TIME ((uint32_t)0x00000000)
- #define ENET_PTP_SUBSTRACT_FROM_TIME ENET_PTP_TSUL_TMSUPNS
- #define DMA_BCTL_DPSL(regval) (BITS(2,6) & ((uint32_t)(regval) << 2))
- #define GET_DMA_BCTL_DPSL(regval) GET_BITS((regval),2,6)
- #define DMA_BCTL_PGBL(regval) (BITS(8,13) & ((uint32_t)(regval) << 8))
- #define ENET_PGBL_1BEAT DMA_BCTL_PGBL(1)
- #define ENET_PGBL_2BEAT DMA_BCTL_PGBL(2)
- #define ENET_PGBL_4BEAT DMA_BCTL_PGBL(4)
- #define ENET_PGBL_8BEAT DMA_BCTL_PGBL(8)
- #define ENET_PGBL_16BEAT DMA_BCTL_PGBL(16)
- #define ENET_PGBL_32BEAT DMA_BCTL_PGBL(32)
- #define ENET_PGBL_4xPGBL_4BEAT (DMA_BCTL_PGBL(1)|ENET_DMA_BCTL_FPBL)
- #define ENET_PGBL_4xPGBL_8BEAT (DMA_BCTL_PGBL(2)|ENET_DMA_BCTL_FPBL)
- #define ENET_PGBL_4xPGBL_16BEAT (DMA_BCTL_PGBL(4)|ENET_DMA_BCTL_FPBL)
- #define ENET_PGBL_4xPGBL_32BEAT (DMA_BCTL_PGBL(8)|ENET_DMA_BCTL_FPBL)
- #define ENET_PGBL_4xPGBL_64BEAT (DMA_BCTL_PGBL(16)|ENET_DMA_BCTL_FPBL)
- #define ENET_PGBL_4xPGBL_128BEAT (DMA_BCTL_PGBL(32)|ENET_DMA_BCTL_FPBL)
- #define DMA_BCTL_RTPR(regval) (BITS(14,15) & ((uint32_t)(regval) << 14))
- #define ENET_ARBITRATION_RXTX_1_1 DMA_BCTL_RTPR(0)
- #define ENET_ARBITRATION_RXTX_2_1 DMA_BCTL_RTPR(1)
- #define ENET_ARBITRATION_RXTX_3_1 DMA_BCTL_RTPR(2)
- #define ENET_ARBITRATION_RXTX_4_1 DMA_BCTL_RTPR(3)
- #define ENET_ARBITRATION_RXPRIORTX ENET_DMA_BCTL_DAB
- #define ENET_FIXED_BURST_ENABLE ENET_DMA_BCTL_FB
- #define ENET_FIXED_BURST_DISABLE ((uint32_t)0x00000000)
- #define DMA_BCTL_RXDP(regval) (BITS(17,22) & ((uint32_t)(regval) << 17))
- #define ENET_RXDP_1BEAT DMA_BCTL_RXDP(1)
- #define ENET_RXDP_2BEAT DMA_BCTL_RXDP(2)
- #define ENET_RXDP_4BEAT DMA_BCTL_RXDP(4)
- #define ENET_RXDP_8BEAT DMA_BCTL_RXDP(8)
- #define ENET_RXDP_16BEAT DMA_BCTL_RXDP(16)
- #define ENET_RXDP_32BEAT DMA_BCTL_RXDP(32)
- #define ENET_RXDP_4xPGBL_4BEAT (DMA_BCTL_RXDP(1)|ENET_DMA_BCTL_FPBL)
- #define ENET_RXDP_4xPGBL_8BEAT (DMA_BCTL_RXDP(2)|ENET_DMA_BCTL_FPBL)
- #define ENET_RXDP_4xPGBL_16BEAT (DMA_BCTL_RXDP(4)|ENET_DMA_BCTL_FPBL)
- #define ENET_RXDP_4xPGBL_32BEAT (DMA_BCTL_RXDP(8)|ENET_DMA_BCTL_FPBL)
- #define ENET_RXDP_4xPGBL_64BEAT (DMA_BCTL_RXDP(16)|ENET_DMA_BCTL_FPBL)
- #define ENET_RXDP_4xPGBL_128BEAT (DMA_BCTL_RXDP(32)|ENET_DMA_BCTL_FPBL)
- #define ENET_RXTX_DIFFERENT_PGBL ENET_DMA_BCTL_UIP
- #define ENET_RXTX_SAME_PGBL ((uint32_t)0x00000000)
- #define ENET_ADDRESS_ALIGN_ENABLE ENET_DMA_BCTL_AA
- #define ENET_ADDRESS_ALIGN_DISABLE ((uint32_t)0x00000000)
- #define GET_DMA_STAT_RP(regval) GET_BITS((uint32_t)(regval),17,19)
- #define ENET_RX_STATE_STOPPED ((uint32_t)0x00000000)
- #define ENET_RX_STATE_FETCHING BIT(17)
- #define ENET_RX_STATE_WAITING (BIT(17)|BIT(18))
- #define ENET_RX_STATE_SUSPENDED BIT(19)
- #define ENET_RX_STATE_CLOSING (BIT(17)|BIT(19))
- #define ENET_RX_STATE_QUEUING ENET_DMA_STAT_RP
- #define GET_DMA_STAT_TP(regval) GET_BITS((uint32_t)(regval),20,22)
- #define ENET_TX_STATE_STOPPED ((uint32_t)0x00000000)
- #define ENET_TX_STATE_FETCHING BIT(20)
- #define ENET_TX_STATE_WAITING BIT(21)
- #define ENET_TX_STATE_READING (BIT(20)|BIT(21))
- #define ENET_TX_STATE_SUSPENDED (BIT(21)|BIT(22))
- #define ENET_TX_STATE_CLOSING ENET_DMA_STAT_TP
- #define GET_DMA_STAT_EB(regval) GET_BITS((uint32_t)(regval),23,25)
- #define ENET_ERROR_TXDATA_TRANSFER BIT(23)
- #define ENET_ERROR_READ_TRANSFER BIT(24)
- #define ENET_ERROR_DESC_ACCESS BIT(25)
- #define DMA_CTL_RTHC(regval) (BITS(3,4) & ((uint32_t)(regval) << 3))
- #define ENET_RX_THRESHOLD_64BYTES DMA_CTL_RTHC(0)
- #define ENET_RX_THRESHOLD_32BYTES DMA_CTL_RTHC(1)
- #define ENET_RX_THRESHOLD_96BYTES DMA_CTL_RTHC(2)
- #define ENET_RX_THRESHOLD_128BYTES DMA_CTL_RTHC(3)
- #define DMA_CTL_TTHC(regval) (BITS(14,16) & ((uint32_t)(regval) << 14))
- #define ENET_TX_THRESHOLD_64BYTES DMA_CTL_TTHC(0)
- #define ENET_TX_THRESHOLD_128BYTES DMA_CTL_TTHC(1)
- #define ENET_TX_THRESHOLD_192BYTES DMA_CTL_TTHC(2)
- #define ENET_TX_THRESHOLD_256BYTES DMA_CTL_TTHC(3)
- #define ENET_TX_THRESHOLD_40BYTES DMA_CTL_TTHC(4)
- #define ENET_TX_THRESHOLD_32BYTES DMA_CTL_TTHC(5)
- #define ENET_TX_THRESHOLD_24BYTES DMA_CTL_TTHC(6)
- #define ENET_TX_THRESHOLD_16BYTES DMA_CTL_TTHC(7)
- #define ENET_TCPIP_CKSUMERROR_ACCEPT ENET_DMA_CTL_DTCERFD
- #define ENET_TCPIP_CKSUMERROR_DROP ((uint32_t)0x00000000)
- #define ENET_RX_MODE_STOREFORWARD ENET_DMA_CTL_RSFD
- #define ENET_RX_MODE_CUTTHROUGH ((uint32_t)0x00000000)
- #define ENET_FLUSH_RXFRAME_ENABLE ((uint32_t)0x00000000)
- #define ENET_FLUSH_RXFRAME_DISABLE ENET_DMA_CTL_DAFRF
- #define ENET_NO_FLUSH_RXFRAME ENET_DMA_CTL_DAFRF
- #define ENET_TX_MODE_STOREFORWARD ENET_DMA_CTL_TSFD
- #define ENET_TX_MODE_CUTTHROUGH ((uint32_t)0x00000000)
- #define ENET_FORWARD_ERRFRAMES_ENABLE (ENET_DMA_CTL_FERF << 2)
- #define ENET_FORWARD_ERRFRAMES_DISABLE ((uint32_t)0x00000000)
- #define ENET_FORWARD_ERRFRAMES (ENET_DMA_CTL_FERF << 2)
- #define ENET_FORWARD_UNDERSZ_GOODFRAMES_ENABLE (ENET_DMA_CTL_FUF << 2)
- #define ENET_FORWARD_UNDERSZ_GOODFRAMES_DISABLE ((uint32_t)0x00000000)
- #define ENET_FORWARD_UNDERSZ_GOODFRAMES (ENET_DMA_CTL_FUF << 2)
- #define ENET_SECONDFRAME_OPT_ENABLE ENET_DMA_CTL_OSF
- #define ENET_SECONDFRAME_OPT_DISABLE ((uint32_t)0x00000000)
- #define ENET_SECONDFRAME_OPT ENET_DMA_CTL_OSF
- #define GET_DMA_MFBOCNT_MSFC(regval) GET_BITS((regval),0,15)
- #define GET_DMA_MFBOCNT_MSFA(regval) GET_BITS((regval),17,27)
- #define TDES0_CONT(regval) (BITS(3,6) & ((uint32_t)(regval) << 3))
- #define GET_TDES0_COCNT(regval) GET_BITS((regval),3,6)
- #define TDES0_CM(regval) (BITS(22,23) & ((uint32_t)(regval) << 22))
- #define ENET_CHECKSUM_DISABLE TDES0_CM(0)
- #define ENET_CHECKSUM_IPV4HEADER TDES0_CM(1)
- #define ENET_CHECKSUM_TCPUDPICMP_SEGMENT TDES0_CM(2)
- #define ENET_CHECKSUM_TCPUDPICMP_FULL TDES0_CM(3)
- #define TDES1_TB1S(regval) (BITS(0,12) & ((uint32_t)(regval) << 0))
- #define TDES1_TB2S(regval) (BITS(16,28) & ((uint32_t)(regval) << 16))
- #define RDES0_FRML(regval) (BITS(16,29) & ((uint32_t)(regval) << 16))
- #define GET_RDES0_FRML(regval) GET_BITS((regval),16,29)
- #define ENET_RECEIVE_COMPLETE_INT_ENABLE ((uint32_t)0x00000000U)
- #define ENET_RECEIVE_COMPLETE_INT_DISABLE ENET_RDES1_DINTC
- #define GET_RDES1_RB1S(regval) GET_BITS((regval),0,12)
- #define GET_RDES1_RB2S(regval) GET_BITS((regval),16,28)
- #define RDES4_IPPLDT(regval) (BITS(0,2) & ((uint32_t)(regval) << 0))
- #define GET_RDES4_IPPLDT(regval) GET_BITS((regval),0,2)
- #define RDES4_PTPMT(regval) (BITS(8,11) & ((uint32_t)(regval) << 8))
- #define GET_RDES4_PTPMT(regval) GET_BITS((regval),8,11)
- #define MAC_CFG_MASK ((uint32_t)0xFD30810FU)
- #define MAC_FCTL_MASK ((uint32_t)0x0000FF41U)
- #define DMA_CTL_MASK ((uint32_t)0xF8DE3F23U)
- #define DMA_BCTL_MASK ((uint32_t)0xF800007DU)
- #define ETH_DMATXDESC_SIZE 0x10U
- #define ETH_DMARXDESC_SIZE 0x10U
- typedef enum{
- ENET_PTP_SYSTIME_INIT = ENET_PTP_TSCTL_TMSSTI,
- ENET_PTP_SYSTIME_UPDATE = ENET_PTP_TSCTL_TMSSTU,
- ENET_PTP_ADDEND_UPDATE = ENET_PTP_TSCTL_TMSARU,
- ENET_PTP_FINEMODE = (int32_t)(ENET_PTP_TSCTL_TMSFCU| BIT(31)),
- ENET_PTP_COARSEMODE = ENET_PTP_TSCTL_TMSFCU,
- }enet_ptp_function_enum;
- #define ETH_WAKEUP_REGISTER_LENGTH 8U
-
- #define ENET_MAX_FRAME_SIZE 1524U
- #define ENET_DELAY_TO ((uint32_t)0x0004FFFFU)
- #define ENET_RESET_TO ((uint32_t)0x000004FFU)
- void enet_deinit(void);
- void enet_initpara_config(enet_option_enum option, uint32_t para);
- ErrStatus enet_init(enet_mediamode_enum mediamode, enet_chksumconf_enum checksum, enet_frmrecept_enum recept);
- ErrStatus enet_software_reset(void);
- uint32_t enet_rxframe_size_get(void);
- void enet_descriptors_chain_init(enet_dmadirection_enum direction);
- void enet_descriptors_ring_init(enet_dmadirection_enum direction);
- ErrStatus enet_frame_receive(uint8_t *buffer, uint32_t bufsize);
- #define ENET_NOCOPY_FRAME_RECEIVE() enet_frame_receive(NULL, 0U)
- ErrStatus enet_frame_transmit(uint8_t *buffer, uint32_t length);
- #define ENET_NOCOPY_FRAME_TRANSMIT(len) enet_frame_transmit(NULL, (len))
- void enet_transmit_checksum_config(enet_descriptors_struct *desc, uint32_t checksum);
- void enet_enable(void);
- void enet_disable(void);
- void enet_mac_address_set(enet_macaddress_enum mac_addr, uint8_t paddr[]);
-
- void enet_mac_address_get(enet_macaddress_enum mac_addr, uint8_t paddr[]);
- FlagStatus enet_flag_get(enet_flag_enum enet_flag);
- void enet_flag_clear(enet_flag_clear_enum enet_flag);
- void enet_interrupt_enable(enet_int_enum enet_int);
- void enet_interrupt_disable(enet_int_enum enet_int);
- FlagStatus enet_interrupt_flag_get(enet_int_flag_enum int_flag);
- void enet_interrupt_flag_clear(enet_int_flag_clear_enum int_flag_clear);
- void enet_tx_enable(void);
- void enet_tx_disable(void);
- void enet_rx_enable(void);
- void enet_rx_disable(void);
- void enet_registers_get(enet_registers_type_enum type, uint32_t *preg, uint32_t num);
- void enet_address_filter_enable(enet_macaddress_enum mac_addr);
- void enet_address_filter_disable(enet_macaddress_enum mac_addr);
- void enet_address_filter_config(enet_macaddress_enum mac_addr, uint32_t addr_mask, uint32_t filter_type);
- ErrStatus enet_phy_config(void);
- ErrStatus enet_phy_write_read(enet_phydirection_enum direction, uint16_t phy_address, uint16_t phy_reg, uint16_t *pvalue);
- ErrStatus enet_phyloopback_enable(void);
- ErrStatus enet_phyloopback_disable(void);
- void enet_forward_feature_enable(uint32_t feature);
- void enet_forward_feature_disable(uint32_t feature);
- void enet_fliter_feature_enable(uint32_t feature);
- void enet_fliter_feature_disable(uint32_t feature);
- ErrStatus enet_pauseframe_generate(void);
- void enet_pauseframe_detect_config(uint32_t detect);
- void enet_pauseframe_config(uint32_t pausetime, uint32_t pause_threshold);
- void enet_flowcontrol_threshold_config(uint32_t deactive, uint32_t active);
- void enet_flowcontrol_feature_enable(uint32_t feature);
- void enet_flowcontrol_feature_disable(uint32_t feature);
- uint32_t enet_dmaprocess_state_get(enet_dmadirection_enum direction);
- void enet_dmaprocess_resume(enet_dmadirection_enum direction);
- void enet_rxprocess_check_recovery(void);
- ErrStatus enet_txfifo_flush(void);
- uint32_t enet_current_desc_address_get(enet_desc_reg_enum addr_get);
- uint32_t enet_desc_information_get(enet_descriptors_struct *desc, enet_descstate_enum info_get);
- void enet_missed_frame_counter_get(uint32_t *rxfifo_drop, uint32_t *rxdma_drop);
- FlagStatus enet_desc_flag_get(enet_descriptors_struct *desc, uint32_t desc_flag);
- void enet_desc_flag_set(enet_descriptors_struct *desc, uint32_t desc_flag);
- void enet_desc_flag_clear(enet_descriptors_struct *desc, uint32_t desc_flag);
- void enet_desc_receive_complete_bit_enable(enet_descriptors_struct *desc);
- void enet_desc_receive_complete_bit_disable(enet_descriptors_struct *desc);
- void enet_rxframe_drop(void);
- void enet_dma_feature_enable(uint32_t feature);
- void enet_dma_feature_disable(uint32_t feature);
- void enet_ptp_normal_descriptors_chain_init(enet_dmadirection_enum direction, enet_descriptors_struct *desc_ptptab);
- void enet_ptp_normal_descriptors_ring_init(enet_dmadirection_enum direction, enet_descriptors_struct *desc_ptptab);
- ErrStatus enet_ptpframe_receive_normal_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp[]);
- #define ENET_NOCOPY_PTPFRAME_RECEIVE_NORMAL_MODE(ptr) enet_ptpframe_receive_normal_mode(NULL, 0U, (ptr))
- ErrStatus enet_ptpframe_transmit_normal_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp[]);
- #define ENET_NOCOPY_PTPFRAME_TRANSMIT_NORMAL_MODE(len, ptr) enet_ptpframe_transmit_normal_mode(NULL, (len), (ptr))
- void enet_wum_filter_register_pointer_reset(void);
- void enet_wum_filter_config(uint32_t pdata[]);
- void enet_wum_feature_enable(uint32_t feature);
- void enet_wum_feature_disable(uint32_t feature);
- void enet_msc_counters_reset(void);
-
- void enet_msc_feature_enable(uint32_t feature);
-
- void enet_msc_feature_disable(uint32_t feature);
-
- uint32_t enet_msc_counters_get(enet_msc_counter_enum counter);
- uint32_t enet_ptp_subsecond_2_nanosecond(uint32_t subsecond);
- uint32_t enet_ptp_nanosecond_2_subsecond(uint32_t nanosecond);
- void enet_ptp_feature_enable(uint32_t feature);
- void enet_ptp_feature_disable(uint32_t feature);
- ErrStatus enet_ptp_timestamp_function_config(enet_ptp_function_enum func);
- void enet_ptp_subsecond_increment_config(uint32_t subsecond);
- void enet_ptp_timestamp_addend_config(uint32_t add);
- void enet_ptp_timestamp_update_config(uint32_t sign, uint32_t second, uint32_t subsecond);
- void enet_ptp_expected_time_config(uint32_t second, uint32_t nanosecond);
- void enet_ptp_system_time_get(enet_ptp_systime_struct *systime_struct);
- void enet_ptp_start(int32_t updatemethod, uint32_t init_sec, uint32_t init_subsec, uint32_t carry_cfg, uint32_t accuracy_cfg);
- void enet_ptp_finecorrection_adjfreq(int32_t carry_cfg);
- void enet_ptp_coarsecorrection_systime_update(enet_ptp_systime_struct *systime_struct);
- void enet_ptp_finecorrection_settime(enet_ptp_systime_struct * systime_struct);
- FlagStatus enet_ptp_flag_get(uint32_t flag);
- void enet_initpara_reset(void);
- static void enet_default_init(void);
- #ifdef USE_DELAY
- #define _ENET_DELAY_ delay_ms
- #else
- static void enet_delay(uint32_t ncount);
- #define _ENET_DELAY_ enet_delay
- #endif
- #endif
|