bootloader.htm 72 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205
  1. <!doctype html public "-//w3c//dtd html 4.0 transitional//en">
  2. <html><head>
  3. <title>Static Call Graph - [..\OBJ\bootloader.axf]</title></head>
  4. <body><HR>
  5. <H1>Static Call Graph for image ..\OBJ\bootloader.axf</H1><HR>
  6. <BR><P>#&#060CALLGRAPH&#062# ARM Linker, 5060960: Last Updated: Mon Oct 30 16:41:13 2023
  7. <BR><P>
  8. <H3>Maximum Stack Usage = 1088 bytes + Unknown(Cycles, Untraceable Function Pointers)</H3><H3>
  9. Call chain for Maximum Stack Depth:</H3>
  10. main &rArr; BootLoader_Brance &rArr; W25Q32_Read &rArr; SPI0_Write &rArr; SPI0_ReadWriteByte
  11. <P>
  12. <H3>
  13. Mutually Recursive functions
  14. </H3> <LI><a href="#[1c]">ADC0_1_IRQHandler</a>&nbsp;&nbsp;&nbsp;&rArr;&nbsp;&nbsp;&nbsp;<a href="#[1c]">ADC0_1_IRQHandler</a><BR>
  15. </UL>
  16. <P>
  17. <H3>
  18. Function Pointers
  19. </H3><UL>
  20. <LI><a href="#[1c]">ADC0_1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  21. <LI><a href="#[39]">ADC2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  22. <LI><a href="#[4]">BusFault_Handler</a> from gd32f10x_it.o(i.BusFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  23. <LI><a href="#[20]">CAN0_EWMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  24. <LI><a href="#[1f]">CAN0_RX1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  25. <LI><a href="#[15]">DMA0_Channel0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  26. <LI><a href="#[16]">DMA0_Channel1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  27. <LI><a href="#[17]">DMA0_Channel2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  28. <LI><a href="#[18]">DMA0_Channel3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  29. <LI><a href="#[19]">DMA0_Channel4_IRQHandler</a> from gd32f10x_it.o(i.DMA0_Channel4_IRQHandler) referenced from startup_gd32f10x_xd.o(RESET)
  30. <LI><a href="#[1a]">DMA0_Channel5_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  31. <LI><a href="#[1b]">DMA0_Channel6_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  32. <LI><a href="#[42]">DMA1_Channel0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  33. <LI><a href="#[43]">DMA1_Channel1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  34. <LI><a href="#[44]">DMA1_Channel2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  35. <LI><a href="#[45]">DMA1_Channel3_4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  36. <LI><a href="#[7]">DebugMon_Handler</a> from gd32f10x_it.o(i.DebugMon_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  37. <LI><a href="#[3a]">EXMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  38. <LI><a href="#[10]">EXTI0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  39. <LI><a href="#[32]">EXTI10_15_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  40. <LI><a href="#[11]">EXTI1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  41. <LI><a href="#[12]">EXTI2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  42. <LI><a href="#[13]">EXTI3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  43. <LI><a href="#[14]">EXTI4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  44. <LI><a href="#[21]">EXTI5_9_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  45. <LI><a href="#[e]">FMC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  46. <LI><a href="#[2]">HardFault_Handler</a> from gd32f10x_it.o(i.HardFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  47. <LI><a href="#[2a]">I2C0_ER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  48. <LI><a href="#[29]">I2C0_EV_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  49. <LI><a href="#[2c]">I2C1_ER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  50. <LI><a href="#[2b]">I2C1_EV_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  51. <LI><a href="#[b]">LVD_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  52. <LI><a href="#[3]">MemManage_Handler</a> from gd32f10x_it.o(i.MemManage_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  53. <LI><a href="#[1]">NMI_Handler</a> from gd32f10x_it.o(i.NMI_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  54. <LI><a href="#[8]">PendSV_Handler</a> from gd32f10x_it.o(i.PendSV_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  55. <LI><a href="#[f]">RCU_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  56. <LI><a href="#[33]">RTC_Alarm_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  57. <LI><a href="#[d]">RTC_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  58. <LI><a href="#[0]">Reset_Handler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  59. <LI><a href="#[3b]">SDIO_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  60. <LI><a href="#[2d]">SPI0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  61. <LI><a href="#[2e]">SPI1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  62. <LI><a href="#[3d]">SPI2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  63. <LI><a href="#[6]">SVC_Handler</a> from gd32f10x_it.o(i.SVC_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  64. <LI><a href="#[9]">SysTick_Handler</a> from gd32f10x_it.o(i.SysTick_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  65. <LI><a href="#[47]">SystemInit</a> from system_gd32f10x.o(i.SystemInit) referenced from startup_gd32f10x_xd.o(.text)
  66. <LI><a href="#[c]">TAMPER_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  67. <LI><a href="#[22]">TIMER0_BRK_TIMER8_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  68. <LI><a href="#[25]">TIMER0_Channel_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  69. <LI><a href="#[24]">TIMER0_TRG_CMT_TIMER10_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  70. <LI><a href="#[23]">TIMER0_UP_TIMER9_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  71. <LI><a href="#[26]">TIMER1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  72. <LI><a href="#[27]">TIMER2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  73. <LI><a href="#[28]">TIMER3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  74. <LI><a href="#[3c]">TIMER4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  75. <LI><a href="#[40]">TIMER5_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  76. <LI><a href="#[41]">TIMER6_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  77. <LI><a href="#[35]">TIMER7_BRK_TIMER11_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  78. <LI><a href="#[38]">TIMER7_Channel_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  79. <LI><a href="#[37]">TIMER7_TRG_CMT_TIMER13_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  80. <LI><a href="#[36]">TIMER7_UP_TIMER12_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  81. <LI><a href="#[3e]">UART3_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  82. <LI><a href="#[3f]">UART4_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  83. <LI><a href="#[2f]">USART0_IRQHandler</a> from gd32f10x_it.o(i.USART0_IRQHandler) referenced from startup_gd32f10x_xd.o(RESET)
  84. <LI><a href="#[30]">USART1_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  85. <LI><a href="#[31]">USART2_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  86. <LI><a href="#[1d]">USBD_HP_CAN0_TX_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  87. <LI><a href="#[1e]">USBD_LP_CAN0_RX0_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  88. <LI><a href="#[34]">USBD_WKUP_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  89. <LI><a href="#[5]">UsageFault_Handler</a> from gd32f10x_it.o(i.UsageFault_Handler) referenced from startup_gd32f10x_xd.o(RESET)
  90. <LI><a href="#[a]">WWDGT_IRQHandler</a> from startup_gd32f10x_xd.o(.text) referenced from startup_gd32f10x_xd.o(RESET)
  91. <LI><a href="#[48]">__main</a> from entry.o(.ARM.Collect$$$$00000000) referenced from startup_gd32f10x_xd.o(.text)
  92. <LI><a href="#[4a]">_sbackspace</a> from _sgetc.o(.text) referenced from __0sscanf.o(.text)
  93. <LI><a href="#[4b]">_scanf_char_input</a> from scanf_char.o(.text) referenced from scanf_char.o(.text)
  94. <LI><a href="#[49]">_sgetc</a> from _sgetc.o(.text) referenced from __0sscanf.o(.text)
  95. <LI><a href="#[4c]">isspace</a> from isspace_c.o(.text) referenced from scanf_char.o(.text)
  96. <LI><a href="#[46]">main</a> from main.o(i.main) referenced from entry9a.o(.ARM.Collect$$$$0000000B)
  97. </UL>
  98. <P>
  99. <H3>
  100. Global Symbols
  101. </H3>
  102. <P><STRONG><a name="[48]"></a>__main</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry.o(.ARM.Collect$$$$00000000))
  103. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(.text)
  104. </UL>
  105. <P><STRONG><a name="[bc]"></a>_main_stk</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry2.o(.ARM.Collect$$$$00000001))
  106. <P><STRONG><a name="[4d]"></a>_main_scatterload</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry5.o(.ARM.Collect$$$$00000004))
  107. <BR><BR>[Calls]<UL><LI><a href="#[4e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload
  108. </UL>
  109. <P><STRONG><a name="[57]"></a>__main_after_scatterload</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry5.o(.ARM.Collect$$$$00000004))
  110. <BR><BR>[Called By]<UL><LI><a href="#[4e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload
  111. </UL>
  112. <P><STRONG><a name="[bd]"></a>_main_clock</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry7b.o(.ARM.Collect$$$$00000008))
  113. <P><STRONG><a name="[be]"></a>_main_cpp_init</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry8b.o(.ARM.Collect$$$$0000000A))
  114. <P><STRONG><a name="[bf]"></a>_main_init</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry9a.o(.ARM.Collect$$$$0000000B))
  115. <P><STRONG><a name="[c0]"></a>__rt_lib_shutdown_fini</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry12b.o(.ARM.Collect$$$$0000000E))
  116. <P><STRONG><a name="[c1]"></a>__rt_final_cpp</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry10a.o(.ARM.Collect$$$$0000000F))
  117. <P><STRONG><a name="[c2]"></a>__rt_final_exit</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry11a.o(.ARM.Collect$$$$00000011))
  118. <P><STRONG><a name="[7a]"></a>MSR_SP</STRONG> (Thumb, 6 bytes, Stack size 0 bytes, boot.o(.emb_text))
  119. <BR><BR>[Called By]<UL><LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
  120. </UL>
  121. <P><STRONG><a name="[0]"></a>Reset_Handler</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  122. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  123. </UL>
  124. <P><STRONG><a name="[1c]"></a>ADC0_1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  125. <BR><BR>[Calls]<UL><LI><a href="#[1c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;ADC0_1_IRQHandler
  126. </UL>
  127. <BR>[Called By]<UL><LI><a href="#[1c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;ADC0_1_IRQHandler
  128. </UL>
  129. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  130. </UL>
  131. <P><STRONG><a name="[39]"></a>ADC2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  132. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  133. </UL>
  134. <P><STRONG><a name="[20]"></a>CAN0_EWMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  135. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  136. </UL>
  137. <P><STRONG><a name="[1f]"></a>CAN0_RX1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  138. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  139. </UL>
  140. <P><STRONG><a name="[15]"></a>DMA0_Channel0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  141. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  142. </UL>
  143. <P><STRONG><a name="[16]"></a>DMA0_Channel1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  144. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  145. </UL>
  146. <P><STRONG><a name="[17]"></a>DMA0_Channel2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  147. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  148. </UL>
  149. <P><STRONG><a name="[18]"></a>DMA0_Channel3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  150. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  151. </UL>
  152. <P><STRONG><a name="[1a]"></a>DMA0_Channel5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  153. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  154. </UL>
  155. <P><STRONG><a name="[1b]"></a>DMA0_Channel6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  156. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  157. </UL>
  158. <P><STRONG><a name="[42]"></a>DMA1_Channel0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  159. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  160. </UL>
  161. <P><STRONG><a name="[43]"></a>DMA1_Channel1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  162. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  163. </UL>
  164. <P><STRONG><a name="[44]"></a>DMA1_Channel2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  165. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  166. </UL>
  167. <P><STRONG><a name="[45]"></a>DMA1_Channel3_4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  168. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  169. </UL>
  170. <P><STRONG><a name="[3a]"></a>EXMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  171. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  172. </UL>
  173. <P><STRONG><a name="[10]"></a>EXTI0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  174. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  175. </UL>
  176. <P><STRONG><a name="[32]"></a>EXTI10_15_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  177. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  178. </UL>
  179. <P><STRONG><a name="[11]"></a>EXTI1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  180. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  181. </UL>
  182. <P><STRONG><a name="[12]"></a>EXTI2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  183. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  184. </UL>
  185. <P><STRONG><a name="[13]"></a>EXTI3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  186. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  187. </UL>
  188. <P><STRONG><a name="[14]"></a>EXTI4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  189. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  190. </UL>
  191. <P><STRONG><a name="[21]"></a>EXTI5_9_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  192. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  193. </UL>
  194. <P><STRONG><a name="[e]"></a>FMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  195. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  196. </UL>
  197. <P><STRONG><a name="[2a]"></a>I2C0_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  198. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  199. </UL>
  200. <P><STRONG><a name="[29]"></a>I2C0_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  201. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  202. </UL>
  203. <P><STRONG><a name="[2c]"></a>I2C1_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  204. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  205. </UL>
  206. <P><STRONG><a name="[2b]"></a>I2C1_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  207. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  208. </UL>
  209. <P><STRONG><a name="[b]"></a>LVD_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  210. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  211. </UL>
  212. <P><STRONG><a name="[f]"></a>RCU_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  213. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  214. </UL>
  215. <P><STRONG><a name="[33]"></a>RTC_Alarm_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  216. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  217. </UL>
  218. <P><STRONG><a name="[d]"></a>RTC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  219. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  220. </UL>
  221. <P><STRONG><a name="[3b]"></a>SDIO_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  222. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  223. </UL>
  224. <P><STRONG><a name="[2d]"></a>SPI0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  225. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  226. </UL>
  227. <P><STRONG><a name="[2e]"></a>SPI1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  228. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  229. </UL>
  230. <P><STRONG><a name="[3d]"></a>SPI2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  231. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  232. </UL>
  233. <P><STRONG><a name="[c]"></a>TAMPER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  234. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  235. </UL>
  236. <P><STRONG><a name="[22]"></a>TIMER0_BRK_TIMER8_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  237. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  238. </UL>
  239. <P><STRONG><a name="[25]"></a>TIMER0_Channel_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  240. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  241. </UL>
  242. <P><STRONG><a name="[24]"></a>TIMER0_TRG_CMT_TIMER10_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  243. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  244. </UL>
  245. <P><STRONG><a name="[23]"></a>TIMER0_UP_TIMER9_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  246. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  247. </UL>
  248. <P><STRONG><a name="[26]"></a>TIMER1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  249. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  250. </UL>
  251. <P><STRONG><a name="[27]"></a>TIMER2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  252. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  253. </UL>
  254. <P><STRONG><a name="[28]"></a>TIMER3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  255. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  256. </UL>
  257. <P><STRONG><a name="[3c]"></a>TIMER4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  258. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  259. </UL>
  260. <P><STRONG><a name="[40]"></a>TIMER5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  261. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  262. </UL>
  263. <P><STRONG><a name="[41]"></a>TIMER6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  264. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  265. </UL>
  266. <P><STRONG><a name="[35]"></a>TIMER7_BRK_TIMER11_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  267. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  268. </UL>
  269. <P><STRONG><a name="[38]"></a>TIMER7_Channel_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  270. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  271. </UL>
  272. <P><STRONG><a name="[37]"></a>TIMER7_TRG_CMT_TIMER13_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  273. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  274. </UL>
  275. <P><STRONG><a name="[36]"></a>TIMER7_UP_TIMER12_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  276. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  277. </UL>
  278. <P><STRONG><a name="[3e]"></a>UART3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  279. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  280. </UL>
  281. <P><STRONG><a name="[3f]"></a>UART4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  282. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  283. </UL>
  284. <P><STRONG><a name="[30]"></a>USART1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  285. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  286. </UL>
  287. <P><STRONG><a name="[31]"></a>USART2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  288. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  289. </UL>
  290. <P><STRONG><a name="[1d]"></a>USBD_HP_CAN0_TX_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  291. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  292. </UL>
  293. <P><STRONG><a name="[1e]"></a>USBD_LP_CAN0_RX0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  294. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  295. </UL>
  296. <P><STRONG><a name="[34]"></a>USBD_WKUP_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  297. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  298. </UL>
  299. <P><STRONG><a name="[a]"></a>WWDGT_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32f10x_xd.o(.text))
  300. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  301. </UL>
  302. <P><STRONG><a name="[c3]"></a>__aeabi_memcpy</STRONG> (Thumb, 36 bytes, Stack size 0 bytes, memcpya.o(.text), UNUSED)
  303. <P><STRONG><a name="[b3]"></a>__aeabi_memcpy4</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memcpya.o(.text))
  304. <BR><BR>[Called By]<UL><LI><a href="#[b1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  305. </UL>
  306. <P><STRONG><a name="[c4]"></a>__aeabi_memcpy8</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memcpya.o(.text), UNUSED)
  307. <P><STRONG><a name="[50]"></a>__aeabi_memset</STRONG> (Thumb, 14 bytes, Stack size 0 bytes, memseta.o(.text))
  308. <BR><BR>[Called By]<UL><LI><a href="#[51]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_memset$wrapper
  309. <LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr
  310. </UL>
  311. <P><STRONG><a name="[c5]"></a>__aeabi_memset4</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
  312. <P><STRONG><a name="[c6]"></a>__aeabi_memset8</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
  313. <P><STRONG><a name="[4f]"></a>__aeabi_memclr</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, memseta.o(.text))
  314. <BR><BR>[Calls]<UL><LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memset
  315. </UL>
  316. <BR>[Called By]<UL><LI><a href="#[63]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Clear_DMA_Buffer
  317. <LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  318. </UL>
  319. <P><STRONG><a name="[5c]"></a>__aeabi_memclr4</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text))
  320. <BR><BR>[Called By]<UL><LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  321. <LI><a href="#[b1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  322. </UL>
  323. <P><STRONG><a name="[c7]"></a>__aeabi_memclr8</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memseta.o(.text), UNUSED)
  324. <P><STRONG><a name="[51]"></a>_memset$wrapper</STRONG> (Thumb, 18 bytes, Stack size 8 bytes, memseta.o(.text), UNUSED)
  325. <BR><BR>[Calls]<UL><LI><a href="#[50]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memset
  326. </UL>
  327. <P><STRONG><a name="[8d]"></a>strstr</STRONG> (Thumb, 36 bytes, Stack size 12 bytes, strstr.o(.text))
  328. <BR><BR>[Stack]<UL><LI>Max Depth = 12<LI>Call Chain = strstr
  329. </UL>
  330. <BR>[Called By]<UL><LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitResponse
  331. <LI><a href="#[97]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;find_string
  332. </UL>
  333. <P><STRONG><a name="[98]"></a>strchr</STRONG> (Thumb, 20 bytes, Stack size 0 bytes, strchr.o(.text))
  334. <BR><BR>[Called By]<UL><LI><a href="#[8b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;extract_data_from_buffer
  335. </UL>
  336. <P><STRONG><a name="[b4]"></a>strlen</STRONG> (Thumb, 14 bytes, Stack size 0 bytes, strlen.o(.text))
  337. <BR><BR>[Called By]<UL><LI><a href="#[b1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  338. </UL>
  339. <P><STRONG><a name="[b5]"></a>strcpy</STRONG> (Thumb, 18 bytes, Stack size 0 bytes, strcpy.o(.text))
  340. <BR><BR>[Called By]<UL><LI><a href="#[b1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  341. </UL>
  342. <P><STRONG><a name="[52]"></a>__0sscanf</STRONG> (Thumb, 48 bytes, Stack size 72 bytes, __0sscanf.o(.text))
  343. <BR><BR>[Stack]<UL><LI>Max Depth = 216<LI>Call Chain = __0sscanf &rArr; __vfscanf_char &rArr; __vfscanf &rArr; _scanf_int
  344. </UL>
  345. <BR>[Calls]<UL><LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__vfscanf_char
  346. </UL>
  347. <BR>[Called By]<UL><LI><a href="#[8b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;extract_data_from_buffer
  348. </UL>
  349. <P><STRONG><a name="[54]"></a>_scanf_int</STRONG> (Thumb, 332 bytes, Stack size 56 bytes, _scanf_int.o(.text))
  350. <BR><BR>[Stack]<UL><LI>Max Depth = 56<LI>Call Chain = _scanf_int
  351. </UL>
  352. <BR>[Calls]<UL><LI><a href="#[55]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_chval
  353. </UL>
  354. <BR>[Called By]<UL><LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__vfscanf
  355. </UL>
  356. <P><STRONG><a name="[55]"></a>_chval</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, _chval.o(.text))
  357. <BR><BR>[Called By]<UL><LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_scanf_int
  358. </UL>
  359. <P><STRONG><a name="[53]"></a>__vfscanf_char</STRONG> (Thumb, 20 bytes, Stack size 0 bytes, scanf_char.o(.text))
  360. <BR><BR>[Stack]<UL><LI>Max Depth = 144<LI>Call Chain = __vfscanf_char &rArr; __vfscanf &rArr; _scanf_int
  361. </UL>
  362. <BR>[Calls]<UL><LI><a href="#[56]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__vfscanf
  363. </UL>
  364. <BR>[Called By]<UL><LI><a href="#[52]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__0sscanf
  365. </UL>
  366. <P><STRONG><a name="[49]"></a>_sgetc</STRONG> (Thumb, 30 bytes, Stack size 0 bytes, _sgetc.o(.text))
  367. <BR>[Address Reference Count : 1]<UL><LI> __0sscanf.o(.text)
  368. </UL>
  369. <P><STRONG><a name="[4a]"></a>_sbackspace</STRONG> (Thumb, 34 bytes, Stack size 0 bytes, _sgetc.o(.text))
  370. <BR>[Address Reference Count : 1]<UL><LI> __0sscanf.o(.text)
  371. </UL>
  372. <P><STRONG><a name="[4e]"></a>__scatterload</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, init.o(.text))
  373. <BR><BR>[Calls]<UL><LI><a href="#[57]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__main_after_scatterload
  374. </UL>
  375. <BR>[Called By]<UL><LI><a href="#[4d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_main_scatterload
  376. </UL>
  377. <P><STRONG><a name="[c8]"></a>__scatterload_rt2</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, init.o(.text), UNUSED)
  378. <P><STRONG><a name="[4c]"></a>isspace</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, isspace_c.o(.text))
  379. <BR><BR>[Calls]<UL><LI><a href="#[58]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__ctype_lookup
  380. </UL>
  381. <BR>[Address Reference Count : 1]<UL><LI> scanf_char.o(.text)
  382. </UL>
  383. <P><STRONG><a name="[56]"></a>__vfscanf</STRONG> (Thumb, 810 bytes, Stack size 88 bytes, _scanf.o(.text))
  384. <BR><BR>[Stack]<UL><LI>Max Depth = 144<LI>Call Chain = __vfscanf &rArr; _scanf_int
  385. </UL>
  386. <BR>[Calls]<UL><LI><a href="#[54]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_scanf_int
  387. </UL>
  388. <BR>[Called By]<UL><LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__vfscanf_char
  389. </UL>
  390. <P><STRONG><a name="[58]"></a>__ctype_lookup</STRONG> (Thumb, 34 bytes, Stack size 0 bytes, ctype_c.o(.text))
  391. <BR><BR>[Called By]<UL><LI><a href="#[4c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;isspace
  392. </UL>
  393. <P><STRONG><a name="[59]"></a>BootLoader_Brance</STRONG> (Thumb, 154 bytes, Stack size 1040 bytes, boot.o(i.BootLoader_Brance))
  394. <BR><BR>[Stack]<UL><LI>Max Depth = 1088<LI>Call Chain = BootLoader_Brance &rArr; W25Q32_Read &rArr; SPI0_Write &rArr; SPI0_ReadWriteByte
  395. </UL>
  396. <BR>[Calls]<UL><LI><a href="#[5b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
  397. <LI><a href="#[5f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;clear_ota_message_config_block
  398. <LI><a href="#[5d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
  399. <LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_WriteFlash
  400. <LI><a href="#[5a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
  401. <LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
  402. <LI><a href="#[5c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr4
  403. </UL>
  404. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  405. </UL>
  406. <P><STRONG><a name="[61]"></a>BootLoader_Clear</STRONG> (Thumb, 16 bytes, Stack size 8 bytes, boot.o(i.BootLoader_Clear))
  407. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = BootLoader_Clear &rArr; gpio_deinit
  408. </UL>
  409. <BR>[Calls]<UL><LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_deinit
  410. </UL>
  411. <BR>[Called By]<UL><LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
  412. </UL>
  413. <P><STRONG><a name="[4]"></a>BusFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.BusFault_Handler))
  414. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  415. </UL>
  416. <P><STRONG><a name="[63]"></a>Clear_DMA_Buffer</STRONG> (Thumb, 20 bytes, Stack size 8 bytes, usart.o(i.Clear_DMA_Buffer))
  417. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = Clear_DMA_Buffer
  418. </UL>
  419. <BR>[Calls]<UL><LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr
  420. </UL>
  421. <BR>[Called By]<UL><LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitResponse
  422. </UL>
  423. <P><STRONG><a name="[19]"></a>DMA0_Channel4_IRQHandler</STRONG> (Thumb, 14 bytes, Stack size 8 bytes, gd32f10x_it.o(i.DMA0_Channel4_IRQHandler))
  424. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = DMA0_Channel4_IRQHandler &rArr; dma_interrupt_flag_clear
  425. </UL>
  426. <BR>[Calls]<UL><LI><a href="#[64]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_interrupt_flag_clear
  427. </UL>
  428. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  429. </UL>
  430. <P><STRONG><a name="[7]"></a>DebugMon_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.DebugMon_Handler))
  431. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  432. </UL>
  433. <P><STRONG><a name="[65]"></a>Delay_Init</STRONG> (Thumb, 10 bytes, Stack size 8 bytes, delay.o(i.Delay_Init))
  434. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = Delay_Init
  435. </UL>
  436. <BR>[Calls]<UL><LI><a href="#[66]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;systick_clksource_set
  437. </UL>
  438. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  439. </UL>
  440. <P><STRONG><a name="[67]"></a>Delay_Ms</STRONG> (Thumb, 26 bytes, Stack size 4 bytes, delay.o(i.Delay_Ms))
  441. <BR><BR>[Stack]<UL><LI>Max Depth = 4<LI>Call Chain = Delay_Ms
  442. </UL>
  443. <BR>[Calls]<UL><LI><a href="#[68]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Us
  444. </UL>
  445. <BR>[Called By]<UL><LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  446. <LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitResponse
  447. <LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  448. <LI><a href="#[b1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  449. </UL>
  450. <P><STRONG><a name="[68]"></a>Delay_Us</STRONG> (Thumb, 58 bytes, Stack size 0 bytes, delay.o(i.Delay_Us))
  451. <BR><BR>[Called By]<UL><LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  452. </UL>
  453. <P><STRONG><a name="[69]"></a>EC800MPwoerOn</STRONG> (Thumb, 82 bytes, Stack size 8 bytes, ec800m.o(i.EC800MPwoerOn))
  454. <BR><BR>[Stack]<UL><LI>Max Depth = 28<LI>Call Chain = EC800MPwoerOn &rArr; gpio_init
  455. </UL>
  456. <BR>[Calls]<UL><LI><a href="#[70]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_pull_EC800M_rst_up
  457. <LI><a href="#[6e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_pull_EC800M_rst_down
  458. <LI><a href="#[6d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_pull_EC800M_pwr_up
  459. <LI><a href="#[6f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_pull_EC800M_pwr_down
  460. <LI><a href="#[6c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_set
  461. <LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  462. <LI><a href="#[6b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_init
  463. <LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  464. </UL>
  465. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  466. </UL>
  467. <P><STRONG><a name="[71]"></a>EC800MSendCmd</STRONG> (Thumb, 48 bytes, Stack size 24 bytes, ec800m.o(i.EC800MSendCmd))
  468. <BR><BR>[Stack]<UL><LI>Max Depth = 32<LI>Call Chain = EC800MSendCmd &rArr; usart_flag_get
  469. </UL>
  470. <BR>[Calls]<UL><LI><a href="#[73]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_flag_get
  471. <LI><a href="#[72]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_data_transmit
  472. </UL>
  473. <BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  474. <LI><a href="#[5f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;clear_ota_message_config_block
  475. <LI><a href="#[b1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  476. </UL>
  477. <P><STRONG><a name="[74]"></a>EC800MWaitReady</STRONG> (Thumb, 14 bytes, Stack size 8 bytes, ec800m.o(i.EC800MWaitReady))
  478. <BR><BR>[Stack]<UL><LI>Max Depth = 44<LI>Call Chain = EC800MWaitReady &rArr; WaitResponse &rArr; strstr
  479. </UL>
  480. <BR>[Calls]<UL><LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitResponse
  481. </UL>
  482. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  483. </UL>
  484. <P><STRONG><a name="[5a]"></a>GD32_EraseFlash</STRONG> (Thumb, 48 bytes, Stack size 16 bytes, fmc.o(i.GD32_EraseFlash))
  485. <BR><BR>[Stack]<UL><LI>Max Depth = 32<LI>Call Chain = GD32_EraseFlash &rArr; fmc_page_erase &rArr; fmc_bank1_ready_wait
  486. </UL>
  487. <BR>[Calls]<UL><LI><a href="#[76]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_unlock
  488. <LI><a href="#[77]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_page_erase
  489. <LI><a href="#[78]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_lock
  490. </UL>
  491. <BR>[Called By]<UL><LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  492. </UL>
  493. <P><STRONG><a name="[5e]"></a>GD32_WriteFlash</STRONG> (Thumb, 38 bytes, Stack size 16 bytes, fmc.o(i.GD32_WriteFlash))
  494. <BR><BR>[Stack]<UL><LI>Max Depth = 36<LI>Call Chain = GD32_WriteFlash &rArr; fmc_word_program &rArr; fmc_bank1_ready_wait
  495. </UL>
  496. <BR>[Calls]<UL><LI><a href="#[79]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_word_program
  497. <LI><a href="#[76]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_unlock
  498. <LI><a href="#[78]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_lock
  499. </UL>
  500. <BR>[Called By]<UL><LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  501. </UL>
  502. <P><STRONG><a name="[2]"></a>HardFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.HardFault_Handler))
  503. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  504. </UL>
  505. <P><STRONG><a name="[60]"></a>LOAD_A</STRONG> (Thumb, 44 bytes, Stack size 8 bytes, boot.o(i.LOAD_A))
  506. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = LOAD_A &rArr; BootLoader_Clear &rArr; gpio_deinit
  507. </UL>
  508. <BR>[Calls]<UL><LI><a href="#[61]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Clear
  509. <LI><a href="#[7a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;MSR_SP
  510. </UL>
  511. <BR>[Called By]<UL><LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  512. <LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  513. </UL>
  514. <P><STRONG><a name="[3]"></a>MemManage_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.MemManage_Handler))
  515. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  516. </UL>
  517. <P><STRONG><a name="[1]"></a>NMI_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.NMI_Handler))
  518. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  519. </UL>
  520. <P><STRONG><a name="[8]"></a>PendSV_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.PendSV_Handler))
  521. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  522. </UL>
  523. <P><STRONG><a name="[7b]"></a>SPI0_Read</STRONG> (Thumb, 28 bytes, Stack size 16 bytes, spi.o(i.SPI0_Read))
  524. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = SPI0_Read &rArr; SPI0_ReadWriteByte
  525. </UL>
  526. <BR>[Calls]<UL><LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
  527. </UL>
  528. <BR>[Called By]<UL><LI><a href="#[5d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
  529. </UL>
  530. <P><STRONG><a name="[7c]"></a>SPI0_ReadWriteByte</STRONG> (Thumb, 50 bytes, Stack size 8 bytes, spi.o(i.SPI0_ReadWriteByte))
  531. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = SPI0_ReadWriteByte
  532. </UL>
  533. <BR>[Calls]<UL><LI><a href="#[7d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_flag_get
  534. <LI><a href="#[7e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_data_transmit
  535. <LI><a href="#[7f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;spi_i2s_data_receive
  536. </UL>
  537. <BR>[Called By]<UL><LI><a href="#[88]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_WaitBusy
  538. <LI><a href="#[80]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Write
  539. <LI><a href="#[7b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Read
  540. </UL>
  541. <P><STRONG><a name="[80]"></a>SPI0_Write</STRONG> (Thumb, 26 bytes, Stack size 16 bytes, spi.o(i.SPI0_Write))
  542. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = SPI0_Write &rArr; SPI0_ReadWriteByte
  543. </UL>
  544. <BR>[Calls]<UL><LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
  545. </UL>
  546. <BR>[Called By]<UL><LI><a href="#[5d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
  547. </UL>
  548. <P><STRONG><a name="[6]"></a>SVC_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.SVC_Handler))
  549. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  550. </UL>
  551. <P><STRONG><a name="[9]"></a>SysTick_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32f10x_it.o(i.SysTick_Handler))
  552. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  553. </UL>
  554. <P><STRONG><a name="[47]"></a>SystemInit</STRONG> (Thumb, 196 bytes, Stack size 8 bytes, system_gd32f10x.o(i.SystemInit))
  555. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = SystemInit &rArr; system_clock_config
  556. </UL>
  557. <BR>[Calls]<UL><LI><a href="#[82]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_vector_table_set
  558. <LI><a href="#[81]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_config
  559. </UL>
  560. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(.text)
  561. </UL>
  562. <P><STRONG><a name="[2f]"></a>USART0_IRQHandler</STRONG> (Thumb, 50 bytes, Stack size 8 bytes, gd32f10x_it.o(i.USART0_IRQHandler))
  563. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = USART0_IRQHandler &rArr; usart_interrupt_flag_get
  564. </UL>
  565. <BR>[Calls]<UL><LI><a href="#[83]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_interrupt_flag_get
  566. <LI><a href="#[84]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_interrupt_flag_clear
  567. <LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_data_receive
  568. <LI><a href="#[87]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_enable
  569. <LI><a href="#[86]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_disable
  570. </UL>
  571. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  572. </UL>
  573. <P><STRONG><a name="[5]"></a>UsageFault_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_it.o(i.UsageFault_Handler))
  574. <BR>[Address Reference Count : 1]<UL><LI> startup_gd32f10x_xd.o(RESET)
  575. </UL>
  576. <P><STRONG><a name="[5d]"></a>W25Q32_Read</STRONG> (Thumb, 70 bytes, Stack size 24 bytes, w25q32.o(i.W25Q32_Read))
  577. <BR><BR>[Stack]<UL><LI>Max Depth = 48<LI>Call Chain = W25Q32_Read &rArr; SPI0_Write &rArr; SPI0_ReadWriteByte
  578. </UL>
  579. <BR>[Calls]<UL><LI><a href="#[6c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_set
  580. <LI><a href="#[89]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_reset
  581. <LI><a href="#[88]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_WaitBusy
  582. <LI><a href="#[80]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Write
  583. <LI><a href="#[7b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_Read
  584. </UL>
  585. <BR>[Called By]<UL><LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  586. </UL>
  587. <P><STRONG><a name="[88]"></a>W25Q32_WaitBusy</STRONG> (Thumb, 44 bytes, Stack size 8 bytes, w25q32.o(i.W25Q32_WaitBusy))
  588. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = W25Q32_WaitBusy &rArr; SPI0_ReadWriteByte
  589. </UL>
  590. <BR>[Calls]<UL><LI><a href="#[6c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_set
  591. <LI><a href="#[89]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_bit_reset
  592. <LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
  593. </UL>
  594. <BR>[Called By]<UL><LI><a href="#[5d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
  595. </UL>
  596. <P><STRONG><a name="[8a]"></a>WaitForUpData</STRONG> (Thumb, 60 bytes, Stack size 24 bytes, ota_message.o(i.WaitForUpData))
  597. <BR><BR>[Stack]<UL><LI>Max Depth = 272<LI>Call Chain = WaitForUpData &rArr; extract_data_from_buffer &rArr; __0sscanf &rArr; __vfscanf_char &rArr; __vfscanf &rArr; _scanf_int
  598. </UL>
  599. <BR>[Calls]<UL><LI><a href="#[8b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;extract_data_from_buffer
  600. <LI><a href="#[8c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;checksum
  601. </UL>
  602. <BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  603. </UL>
  604. <P><STRONG><a name="[75]"></a>WaitResponse</STRONG> (Thumb, 82 bytes, Stack size 24 bytes, ec800m.o(i.WaitResponse))
  605. <BR><BR>[Stack]<UL><LI>Max Depth = 36<LI>Call Chain = WaitResponse &rArr; strstr
  606. </UL>
  607. <BR>[Calls]<UL><LI><a href="#[63]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Clear_DMA_Buffer
  608. <LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  609. <LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strstr
  610. </UL>
  611. <BR>[Called By]<UL><LI><a href="#[74]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MWaitReady
  612. <LI><a href="#[5f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;clear_ota_message_config_block
  613. <LI><a href="#[b1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  614. </UL>
  615. <P><STRONG><a name="[c9]"></a>__scatterload_copy</STRONG> (Thumb, 14 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_copy), UNUSED)
  616. <P><STRONG><a name="[ca]"></a>__scatterload_null</STRONG> (Thumb, 2 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_null), UNUSED)
  617. <P><STRONG><a name="[cb]"></a>__scatterload_zeroinit</STRONG> (Thumb, 14 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_zeroinit), UNUSED)
  618. <P><STRONG><a name="[5f]"></a>clear_ota_message_config_block</STRONG> (Thumb, 106 bytes, Stack size 8 bytes, ota_message.o(i.clear_ota_message_config_block))
  619. <BR><BR>[Stack]<UL><LI>Max Depth = 44<LI>Call Chain = clear_ota_message_config_block &rArr; WaitResponse &rArr; strstr
  620. </UL>
  621. <BR>[Calls]<UL><LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitResponse
  622. <LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MSendCmd
  623. </UL>
  624. <BR>[Called By]<UL><LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  625. </UL>
  626. <P><STRONG><a name="[86]"></a>dma_channel_disable</STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_channel_disable))
  627. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_channel_disable
  628. </UL>
  629. <BR>[Calls]<UL><LI><a href="#[8e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  630. </UL>
  631. <BR>[Called By]<UL><LI><a href="#[2f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USART0_IRQHandler
  632. </UL>
  633. <P><STRONG><a name="[87]"></a>dma_channel_enable</STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_channel_enable))
  634. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_channel_enable
  635. </UL>
  636. <BR>[Calls]<UL><LI><a href="#[8e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  637. </UL>
  638. <BR>[Called By]<UL><LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  639. <LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  640. <LI><a href="#[2f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USART0_IRQHandler
  641. </UL>
  642. <P><STRONG><a name="[8f]"></a>dma_circulation_disable</STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_circulation_disable))
  643. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_circulation_disable
  644. </UL>
  645. <BR>[Calls]<UL><LI><a href="#[8e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  646. </UL>
  647. <BR>[Called By]<UL><LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  648. <LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  649. </UL>
  650. <P><STRONG><a name="[90]"></a>dma_config</STRONG> (Thumb, 122 bytes, Stack size 32 bytes, usart.o(i.dma_config))
  651. <BR><BR>[Stack]<UL><LI>Max Depth = 56<LI>Call Chain = dma_config &rArr; dma_init
  652. </UL>
  653. <BR>[Calls]<UL><LI><a href="#[94]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_dma_transmit_config
  654. <LI><a href="#[93]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_memory_to_memory_disable
  655. <LI><a href="#[95]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_interrupt_enable
  656. <LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_init
  657. <LI><a href="#[91]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_deinit
  658. <LI><a href="#[8f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_circulation_disable
  659. <LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  660. <LI><a href="#[87]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_enable
  661. </UL>
  662. <BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  663. <LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  664. </UL>
  665. <P><STRONG><a name="[96]"></a>dma_config_change</STRONG> (Thumb, 120 bytes, Stack size 40 bytes, usart.o(i.dma_config_change))
  666. <BR><BR>[Stack]<UL><LI>Max Depth = 64<LI>Call Chain = dma_config_change &rArr; dma_init
  667. </UL>
  668. <BR>[Calls]<UL><LI><a href="#[94]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_dma_transmit_config
  669. <LI><a href="#[93]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_memory_to_memory_disable
  670. <LI><a href="#[95]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_interrupt_enable
  671. <LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_init
  672. <LI><a href="#[91]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_deinit
  673. <LI><a href="#[8f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_circulation_disable
  674. <LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  675. <LI><a href="#[87]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_enable
  676. </UL>
  677. <BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  678. </UL>
  679. <P><STRONG><a name="[91]"></a>dma_deinit</STRONG> (Thumb, 112 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_deinit))
  680. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_deinit
  681. </UL>
  682. <BR>[Calls]<UL><LI><a href="#[8e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  683. </UL>
  684. <BR>[Called By]<UL><LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  685. <LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  686. </UL>
  687. <P><STRONG><a name="[92]"></a>dma_init</STRONG> (Thumb, 302 bytes, Stack size 24 bytes, gd32f10x_dma.o(i.dma_init))
  688. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = dma_init
  689. </UL>
  690. <BR>[Calls]<UL><LI><a href="#[8e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  691. </UL>
  692. <BR>[Called By]<UL><LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  693. <LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  694. </UL>
  695. <P><STRONG><a name="[95]"></a>dma_interrupt_enable</STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_interrupt_enable))
  696. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_interrupt_enable
  697. </UL>
  698. <BR>[Calls]<UL><LI><a href="#[8e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  699. </UL>
  700. <BR>[Called By]<UL><LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  701. <LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  702. </UL>
  703. <P><STRONG><a name="[64]"></a>dma_interrupt_flag_clear</STRONG> (Thumb, 16 bytes, Stack size 8 bytes, gd32f10x_dma.o(i.dma_interrupt_flag_clear))
  704. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = dma_interrupt_flag_clear
  705. </UL>
  706. <BR>[Called By]<UL><LI><a href="#[19]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;DMA0_Channel4_IRQHandler
  707. </UL>
  708. <P><STRONG><a name="[93]"></a>dma_memory_to_memory_disable</STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32f10x_dma.o(i.dma_memory_to_memory_disable))
  709. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dma_memory_to_memory_disable
  710. </UL>
  711. <BR>[Calls]<UL><LI><a href="#[8e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_periph_and_channel_check
  712. </UL>
  713. <BR>[Called By]<UL><LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  714. <LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  715. </UL>
  716. <P><STRONG><a name="[99]"></a>fmc_bank0_ready_wait</STRONG> (Thumb, 34 bytes, Stack size 4 bytes, gd32f10x_fmc.o(i.fmc_bank0_ready_wait))
  717. <BR><BR>[Stack]<UL><LI>Max Depth = 4<LI>Call Chain = fmc_bank0_ready_wait
  718. </UL>
  719. <BR>[Calls]<UL><LI><a href="#[9a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_state_get
  720. </UL>
  721. <BR>[Called By]<UL><LI><a href="#[79]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_word_program
  722. <LI><a href="#[77]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_page_erase
  723. </UL>
  724. <P><STRONG><a name="[9a]"></a>fmc_bank0_state_get</STRONG> (Thumb, 44 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_bank0_state_get))
  725. <BR><BR>[Called By]<UL><LI><a href="#[99]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_ready_wait
  726. </UL>
  727. <P><STRONG><a name="[9b]"></a>fmc_bank1_ready_wait</STRONG> (Thumb, 34 bytes, Stack size 4 bytes, gd32f10x_fmc.o(i.fmc_bank1_ready_wait))
  728. <BR><BR>[Stack]<UL><LI>Max Depth = 4<LI>Call Chain = fmc_bank1_ready_wait
  729. </UL>
  730. <BR>[Calls]<UL><LI><a href="#[9c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_state_get
  731. </UL>
  732. <BR>[Called By]<UL><LI><a href="#[79]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_word_program
  733. <LI><a href="#[77]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_page_erase
  734. </UL>
  735. <P><STRONG><a name="[9c]"></a>fmc_bank1_state_get</STRONG> (Thumb, 44 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_bank1_state_get))
  736. <BR><BR>[Called By]<UL><LI><a href="#[9b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_ready_wait
  737. </UL>
  738. <P><STRONG><a name="[78]"></a>fmc_lock</STRONG> (Thumb, 34 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_lock))
  739. <BR><BR>[Called By]<UL><LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_WriteFlash
  740. <LI><a href="#[5a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
  741. </UL>
  742. <P><STRONG><a name="[77]"></a>fmc_page_erase</STRONG> (Thumb, 222 bytes, Stack size 12 bytes, gd32f10x_fmc.o(i.fmc_page_erase))
  743. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = fmc_page_erase &rArr; fmc_bank1_ready_wait
  744. </UL>
  745. <BR>[Calls]<UL><LI><a href="#[9b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_ready_wait
  746. <LI><a href="#[99]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_ready_wait
  747. </UL>
  748. <BR>[Called By]<UL><LI><a href="#[5a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
  749. </UL>
  750. <P><STRONG><a name="[76]"></a>fmc_unlock</STRONG> (Thumb, 52 bytes, Stack size 0 bytes, gd32f10x_fmc.o(i.fmc_unlock))
  751. <BR><BR>[Called By]<UL><LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_WriteFlash
  752. <LI><a href="#[5a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_EraseFlash
  753. </UL>
  754. <P><STRONG><a name="[79]"></a>fmc_word_program</STRONG> (Thumb, 178 bytes, Stack size 16 bytes, gd32f10x_fmc.o(i.fmc_word_program))
  755. <BR><BR>[Stack]<UL><LI>Max Depth = 20<LI>Call Chain = fmc_word_program &rArr; fmc_bank1_ready_wait
  756. </UL>
  757. <BR>[Calls]<UL><LI><a href="#[9b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank1_ready_wait
  758. <LI><a href="#[99]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fmc_bank0_ready_wait
  759. </UL>
  760. <BR>[Called By]<UL><LI><a href="#[5e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;GD32_WriteFlash
  761. </UL>
  762. <P><STRONG><a name="[af]"></a>free</STRONG> (Thumb, 76 bytes, Stack size 8 bytes, malloc.o(i.free))
  763. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = free
  764. </UL>
  765. <BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  766. <LI><a href="#[b1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  767. </UL>
  768. <P><STRONG><a name="[ba]"></a>fwdgt_counter_reload</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_fwdgt.o(i.fwdgt_counter_reload))
  769. <BR><BR>[Called By]<UL><LI><a href="#[5b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
  770. </UL>
  771. <P><STRONG><a name="[b9]"></a>fwdgt_write_enable</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_fwdgt.o(i.fwdgt_write_enable))
  772. <BR><BR>[Called By]<UL><LI><a href="#[5b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
  773. </UL>
  774. <P><STRONG><a name="[9d]"></a>gd_EC800M_pin_init</STRONG> (Thumb, 62 bytes, Stack size 8 bytes, usart.o(i.gd_EC800M_pin_init))
  775. <BR><BR>[Stack]<UL><LI>Max Depth = 28<LI>Call Chain = gd_EC800M_pin_init &rArr; gpio_init
  776. </UL>
  777. <BR>[Calls]<UL><LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  778. <LI><a href="#[6b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_init
  779. </UL>
  780. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  781. </UL>
  782. <P><STRONG><a name="[9e]"></a>gd_com_init</STRONG> (Thumb, 210 bytes, Stack size 16 bytes, usart.o(i.gd_com_init))
  783. <BR><BR>[Stack]<UL><LI>Max Depth = 128<LI>Call Chain = gd_com_init &rArr; usart_baudrate_set &rArr; rcu_clock_freq_get
  784. </UL>
  785. <BR>[Calls]<UL><LI><a href="#[a2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_word_length_set
  786. <LI><a href="#[a8]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_transmit_config
  787. <LI><a href="#[a3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_stop_bit_set
  788. <LI><a href="#[a7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_receive_config
  789. <LI><a href="#[a4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_parity_config
  790. <LI><a href="#[aa]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_interrupt_enable
  791. <LI><a href="#[a5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_hardware_flow_rts_config
  792. <LI><a href="#[a6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_hardware_flow_cts_config
  793. <LI><a href="#[a9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_enable
  794. <LI><a href="#[a0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_deinit
  795. <LI><a href="#[a1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_baudrate_set
  796. <LI><a href="#[9f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_pin_remap_config
  797. <LI><a href="#[6a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_clock_enable
  798. <LI><a href="#[6b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_init
  799. </UL>
  800. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  801. </UL>
  802. <P><STRONG><a name="[6f]"></a>gd_pull_EC800M_pwr_down</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, usart.o(i.gd_pull_EC800M_pwr_down))
  803. <BR><BR>[Called By]<UL><LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  804. </UL>
  805. <P><STRONG><a name="[6d]"></a>gd_pull_EC800M_pwr_up</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, usart.o(i.gd_pull_EC800M_pwr_up))
  806. <BR><BR>[Called By]<UL><LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  807. </UL>
  808. <P><STRONG><a name="[6e]"></a>gd_pull_EC800M_rst_down</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, usart.o(i.gd_pull_EC800M_rst_down))
  809. <BR><BR>[Called By]<UL><LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  810. </UL>
  811. <P><STRONG><a name="[70]"></a>gd_pull_EC800M_rst_up</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, usart.o(i.gd_pull_EC800M_rst_up))
  812. <BR><BR>[Called By]<UL><LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  813. </UL>
  814. <P><STRONG><a name="[b2]"></a>get_config_params</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, ota_message.o(i.get_config_params))
  815. <BR><BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  816. </UL>
  817. <P><STRONG><a name="[89]"></a>gpio_bit_reset</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_gpio.o(i.gpio_bit_reset))
  818. <BR><BR>[Called By]<UL><LI><a href="#[88]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_WaitBusy
  819. <LI><a href="#[5d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
  820. </UL>
  821. <P><STRONG><a name="[6c]"></a>gpio_bit_set</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_gpio.o(i.gpio_bit_set))
  822. <BR><BR>[Called By]<UL><LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  823. <LI><a href="#[88]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_WaitBusy
  824. <LI><a href="#[5d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;W25Q32_Read
  825. </UL>
  826. <P><STRONG><a name="[62]"></a>gpio_deinit</STRONG> (Thumb, 186 bytes, Stack size 8 bytes, gd32f10x_gpio.o(i.gpio_deinit))
  827. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = gpio_deinit
  828. </UL>
  829. <BR>[Calls]<UL><LI><a href="#[ab]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_enable
  830. <LI><a href="#[ac]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_disable
  831. </UL>
  832. <BR>[Called By]<UL><LI><a href="#[61]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Clear
  833. </UL>
  834. <P><STRONG><a name="[6b]"></a>gpio_init</STRONG> (Thumb, 172 bytes, Stack size 20 bytes, gd32f10x_gpio.o(i.gpio_init))
  835. <BR><BR>[Stack]<UL><LI>Max Depth = 20<LI>Call Chain = gpio_init
  836. </UL>
  837. <BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  838. <LI><a href="#[9d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_EC800M_pin_init
  839. <LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  840. </UL>
  841. <P><STRONG><a name="[9f]"></a>gpio_pin_remap_config</STRONG> (Thumb, 138 bytes, Stack size 20 bytes, gd32f10x_gpio.o(i.gpio_pin_remap_config))
  842. <BR><BR>[Stack]<UL><LI>Max Depth = 20<LI>Call Chain = gpio_pin_remap_config
  843. </UL>
  844. <BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  845. </UL>
  846. <P><STRONG><a name="[ad]"></a>load_ota_message_config_params</STRONG> (Thumb, 122 bytes, Stack size 16 bytes, ota_message.o(i.load_ota_message_config_params))
  847. <BR><BR>[Stack]<UL><LI>Max Depth = 288<LI>Call Chain = load_ota_message_config_params &rArr; WaitForUpData &rArr; extract_data_from_buffer &rArr; __0sscanf &rArr; __vfscanf_char &rArr; __vfscanf &rArr; _scanf_int
  848. </UL>
  849. <BR>[Calls]<UL><LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  850. <LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  851. <LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MSendCmd
  852. <LI><a href="#[8a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitForUpData
  853. <LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  854. <LI><a href="#[ae]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;malloc
  855. <LI><a href="#[af]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;free
  856. <LI><a href="#[4f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr
  857. </UL>
  858. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  859. </UL>
  860. <P><STRONG><a name="[46]"></a>main</STRONG> (Thumb, 68 bytes, Stack size 0 bytes, main.o(i.main))
  861. <BR><BR>[Stack]<UL><LI>Max Depth = 1088<LI>Call Chain = main &rArr; BootLoader_Brance &rArr; W25Q32_Read &rArr; SPI0_Write &rArr; SPI0_ReadWriteByte
  862. </UL>
  863. <BR>[Calls]<UL><LI><a href="#[b0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_config
  864. <LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  865. <LI><a href="#[9d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_EC800M_pin_init
  866. <LI><a href="#[74]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MWaitReady
  867. <LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  868. <LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  869. <LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  870. <LI><a href="#[b2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;get_config_params
  871. <LI><a href="#[65]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Init
  872. <LI><a href="#[5b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;task_fwdgt_reload
  873. <LI><a href="#[60]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;LOAD_A
  874. <LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  875. <LI><a href="#[b1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;my_test
  876. </UL>
  877. <BR>[Address Reference Count : 1]<UL><LI> entry9a.o(.ARM.Collect$$$$0000000B)
  878. </UL>
  879. <P><STRONG><a name="[ae]"></a>malloc</STRONG> (Thumb, 92 bytes, Stack size 20 bytes, malloc.o(i.malloc))
  880. <BR><BR>[Stack]<UL><LI>Max Depth = 20<LI>Call Chain = malloc
  881. </UL>
  882. <BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;load_ota_message_config_params
  883. </UL>
  884. <P><STRONG><a name="[b1]"></a>my_test</STRONG> (Thumb, 282 bytes, Stack size 264 bytes, main.o(i.my_test))
  885. <BR><BR>[Stack]<UL><LI>Max Depth = 300<LI>Call Chain = my_test &rArr; WaitResponse &rArr; strstr
  886. </UL>
  887. <BR>[Calls]<UL><LI><a href="#[75]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitResponse
  888. <LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MSendCmd
  889. <LI><a href="#[67]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Ms
  890. <LI><a href="#[af]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;free
  891. <LI><a href="#[b5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strcpy
  892. <LI><a href="#[b4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strlen
  893. <LI><a href="#[5c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr4
  894. <LI><a href="#[b3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memcpy4
  895. </UL>
  896. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  897. </UL>
  898. <P><STRONG><a name="[b0]"></a>nvic_config</STRONG> (Thumb, 32 bytes, Stack size 8 bytes, usart.o(i.nvic_config))
  899. <BR><BR>[Stack]<UL><LI>Max Depth = 32<LI>Call Chain = nvic_config &rArr; nvic_irq_enable
  900. </UL>
  901. <BR>[Calls]<UL><LI><a href="#[b6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_priority_group_set
  902. <LI><a href="#[b7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_irq_enable
  903. </UL>
  904. <BR>[Called By]<UL><LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  905. </UL>
  906. <P><STRONG><a name="[b7]"></a>nvic_irq_enable</STRONG> (Thumb, 162 bytes, Stack size 24 bytes, gd32f10x_misc.o(i.nvic_irq_enable))
  907. <BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = nvic_irq_enable
  908. </UL>
  909. <BR>[Calls]<UL><LI><a href="#[b6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_priority_group_set
  910. </UL>
  911. <BR>[Called By]<UL><LI><a href="#[b0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_config
  912. </UL>
  913. <P><STRONG><a name="[b6]"></a>nvic_priority_group_set</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_misc.o(i.nvic_priority_group_set))
  914. <BR><BR>[Called By]<UL><LI><a href="#[b7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_irq_enable
  915. <LI><a href="#[b0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;nvic_config
  916. </UL>
  917. <P><STRONG><a name="[82]"></a>nvic_vector_table_set</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_misc.o(i.nvic_vector_table_set))
  918. <BR><BR>[Called By]<UL><LI><a href="#[47]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SystemInit
  919. </UL>
  920. <P><STRONG><a name="[bb]"></a>rcu_clock_freq_get</STRONG> (Thumb, 264 bytes, Stack size 80 bytes, gd32f10x_rcu.o(i.rcu_clock_freq_get))
  921. <BR><BR>[Stack]<UL><LI>Max Depth = 80<LI>Call Chain = rcu_clock_freq_get
  922. </UL>
  923. <BR>[Called By]<UL><LI><a href="#[a1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_baudrate_set
  924. </UL>
  925. <P><STRONG><a name="[6a]"></a>rcu_periph_clock_enable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_clock_enable))
  926. <BR><BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  927. <LI><a href="#[9d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_EC800M_pin_init
  928. <LI><a href="#[69]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MPwoerOn
  929. <LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  930. <LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  931. </UL>
  932. <P><STRONG><a name="[ac]"></a>rcu_periph_reset_disable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_reset_disable))
  933. <BR><BR>[Called By]<UL><LI><a href="#[a0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_deinit
  934. <LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_deinit
  935. </UL>
  936. <P><STRONG><a name="[ab]"></a>rcu_periph_reset_enable</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32f10x_rcu.o(i.rcu_periph_reset_enable))
  937. <BR><BR>[Called By]<UL><LI><a href="#[a0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usart_deinit
  938. <LI><a href="#[62]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gpio_deinit
  939. </UL>
  940. <P><STRONG><a name="[7f]"></a>spi_i2s_data_receive</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, gd32f10x_spi.o(i.spi_i2s_data_receive))
  941. <BR><BR>[Called By]<UL><LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
  942. </UL>
  943. <P><STRONG><a name="[7e]"></a>spi_i2s_data_transmit</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32f10x_spi.o(i.spi_i2s_data_transmit))
  944. <BR><BR>[Called By]<UL><LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
  945. </UL>
  946. <P><STRONG><a name="[7d]"></a>spi_i2s_flag_get</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_spi.o(i.spi_i2s_flag_get))
  947. <BR><BR>[Called By]<UL><LI><a href="#[7c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SPI0_ReadWriteByte
  948. </UL>
  949. <P><STRONG><a name="[66]"></a>systick_clksource_set</STRONG> (Thumb, 40 bytes, Stack size 0 bytes, gd32f10x_misc.o(i.systick_clksource_set))
  950. <BR><BR>[Called By]<UL><LI><a href="#[65]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Delay_Init
  951. </UL>
  952. <P><STRONG><a name="[5b]"></a>task_fwdgt_reload</STRONG> (Thumb, 12 bytes, Stack size 8 bytes, main.o(i.task_fwdgt_reload))
  953. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = task_fwdgt_reload
  954. </UL>
  955. <BR>[Calls]<UL><LI><a href="#[b9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fwdgt_write_enable
  956. <LI><a href="#[ba]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fwdgt_counter_reload
  957. </UL>
  958. <BR>[Called By]<UL><LI><a href="#[59]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BootLoader_Brance
  959. <LI><a href="#[46]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
  960. </UL>
  961. <P><STRONG><a name="[a1]"></a>usart_baudrate_set</STRONG> (Thumb, 136 bytes, Stack size 32 bytes, gd32f10x_usart.o(i.usart_baudrate_set))
  962. <BR><BR>[Stack]<UL><LI>Max Depth = 112<LI>Call Chain = usart_baudrate_set &rArr; rcu_clock_freq_get
  963. </UL>
  964. <BR>[Calls]<UL><LI><a href="#[bb]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_clock_freq_get
  965. </UL>
  966. <BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  967. </UL>
  968. <P><STRONG><a name="[85]"></a>usart_data_receive</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_data_receive))
  969. <BR><BR>[Called By]<UL><LI><a href="#[2f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USART0_IRQHandler
  970. </UL>
  971. <P><STRONG><a name="[72]"></a>usart_data_transmit</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_data_transmit))
  972. <BR><BR>[Called By]<UL><LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MSendCmd
  973. </UL>
  974. <P><STRONG><a name="[a0]"></a>usart_deinit</STRONG> (Thumb, 136 bytes, Stack size 8 bytes, gd32f10x_usart.o(i.usart_deinit))
  975. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = usart_deinit
  976. </UL>
  977. <BR>[Calls]<UL><LI><a href="#[ab]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_enable
  978. <LI><a href="#[ac]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;rcu_periph_reset_disable
  979. </UL>
  980. <BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  981. </UL>
  982. <P><STRONG><a name="[94]"></a>usart_dma_transmit_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_dma_transmit_config))
  983. <BR><BR>[Called By]<UL><LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config_change
  984. <LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_config
  985. </UL>
  986. <P><STRONG><a name="[a9]"></a>usart_enable</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_enable))
  987. <BR><BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  988. </UL>
  989. <P><STRONG><a name="[73]"></a>usart_flag_get</STRONG> (Thumb, 30 bytes, Stack size 8 bytes, gd32f10x_usart.o(i.usart_flag_get))
  990. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = usart_flag_get
  991. </UL>
  992. <BR>[Called By]<UL><LI><a href="#[71]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EC800MSendCmd
  993. </UL>
  994. <P><STRONG><a name="[a6]"></a>usart_hardware_flow_cts_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_hardware_flow_cts_config))
  995. <BR><BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  996. </UL>
  997. <P><STRONG><a name="[a5]"></a>usart_hardware_flow_rts_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_hardware_flow_rts_config))
  998. <BR><BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  999. </UL>
  1000. <P><STRONG><a name="[aa]"></a>usart_interrupt_enable</STRONG> (Thumb, 26 bytes, Stack size 8 bytes, gd32f10x_usart.o(i.usart_interrupt_enable))
  1001. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = usart_interrupt_enable
  1002. </UL>
  1003. <BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  1004. </UL>
  1005. <P><STRONG><a name="[84]"></a>usart_interrupt_flag_clear</STRONG> (Thumb, 26 bytes, Stack size 8 bytes, gd32f10x_usart.o(i.usart_interrupt_flag_clear))
  1006. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = usart_interrupt_flag_clear
  1007. </UL>
  1008. <BR>[Called By]<UL><LI><a href="#[2f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USART0_IRQHandler
  1009. </UL>
  1010. <P><STRONG><a name="[83]"></a>usart_interrupt_flag_get</STRONG> (Thumb, 56 bytes, Stack size 16 bytes, gd32f10x_usart.o(i.usart_interrupt_flag_get))
  1011. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = usart_interrupt_flag_get
  1012. </UL>
  1013. <BR>[Called By]<UL><LI><a href="#[2f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USART0_IRQHandler
  1014. </UL>
  1015. <P><STRONG><a name="[a4]"></a>usart_parity_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_parity_config))
  1016. <BR><BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  1017. </UL>
  1018. <P><STRONG><a name="[a7]"></a>usart_receive_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_receive_config))
  1019. <BR><BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  1020. </UL>
  1021. <P><STRONG><a name="[a3]"></a>usart_stop_bit_set</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_stop_bit_set))
  1022. <BR><BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  1023. </UL>
  1024. <P><STRONG><a name="[a8]"></a>usart_transmit_config</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_transmit_config))
  1025. <BR><BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  1026. </UL>
  1027. <P><STRONG><a name="[a2]"></a>usart_word_length_set</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32f10x_usart.o(i.usart_word_length_set))
  1028. <BR><BR>[Called By]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;gd_com_init
  1029. </UL>
  1030. <P>
  1031. <H3>
  1032. Local Symbols
  1033. </H3>
  1034. <P><STRONG><a name="[b8]"></a>system_clock_108m_hxtal</STRONG> (Thumb, 182 bytes, Stack size 0 bytes, system_gd32f10x.o(i.system_clock_108m_hxtal))
  1035. <BR><BR>[Called By]<UL><LI><a href="#[81]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_config
  1036. </UL>
  1037. <P><STRONG><a name="[81]"></a>system_clock_config</STRONG> (Thumb, 8 bytes, Stack size 8 bytes, system_gd32f10x.o(i.system_clock_config))
  1038. <BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = system_clock_config
  1039. </UL>
  1040. <BR>[Calls]<UL><LI><a href="#[b8]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;system_clock_108m_hxtal
  1041. </UL>
  1042. <BR>[Called By]<UL><LI><a href="#[47]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SystemInit
  1043. </UL>
  1044. <P><STRONG><a name="[8c]"></a>checksum</STRONG> (Thumb, 66 bytes, Stack size 16 bytes, ota_message.o(i.checksum))
  1045. <BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = checksum
  1046. </UL>
  1047. <BR>[Called By]<UL><LI><a href="#[8a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitForUpData
  1048. </UL>
  1049. <P><STRONG><a name="[8b]"></a>extract_data_from_buffer</STRONG> (Thumb, 80 bytes, Stack size 32 bytes, ota_message.o(i.extract_data_from_buffer))
  1050. <BR><BR>[Stack]<UL><LI>Max Depth = 248<LI>Call Chain = extract_data_from_buffer &rArr; __0sscanf &rArr; __vfscanf_char &rArr; __vfscanf &rArr; _scanf_int
  1051. </UL>
  1052. <BR>[Calls]<UL><LI><a href="#[97]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;find_string
  1053. <LI><a href="#[52]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__0sscanf
  1054. <LI><a href="#[98]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strchr
  1055. </UL>
  1056. <BR>[Called By]<UL><LI><a href="#[8a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;WaitForUpData
  1057. </UL>
  1058. <P><STRONG><a name="[97]"></a>find_string</STRONG> (Thumb, 56 bytes, Stack size 24 bytes, ota_message.o(i.find_string))
  1059. <BR><BR>[Stack]<UL><LI>Max Depth = 36<LI>Call Chain = find_string &rArr; strstr
  1060. </UL>
  1061. <BR>[Calls]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strstr
  1062. </UL>
  1063. <BR>[Called By]<UL><LI><a href="#[8b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;extract_data_from_buffer
  1064. </UL>
  1065. <P><STRONG><a name="[8e]"></a>dma_periph_and_channel_check</STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32f10x_dma.o(i.dma_periph_and_channel_check))
  1066. <BR><BR>[Called By]<UL><LI><a href="#[93]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_memory_to_memory_disable
  1067. <LI><a href="#[95]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_interrupt_enable
  1068. <LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_init
  1069. <LI><a href="#[91]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_deinit
  1070. <LI><a href="#[8f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_circulation_disable
  1071. <LI><a href="#[87]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_enable
  1072. <LI><a href="#[86]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dma_channel_disable
  1073. </UL>
  1074. <P><STRONG><a name="[4b]"></a>_scanf_char_input</STRONG> (Thumb, 12 bytes, Stack size 0 bytes, scanf_char.o(.text))
  1075. <BR>[Address Reference Count : 1]<UL><LI> scanf_char.o(.text)
  1076. </UL><P>
  1077. <H3>
  1078. Undefined Global Symbols
  1079. </H3><HR></body></html>