Inicio Explorar Ayuda
Registro Iniciar sesión
haitaowang1001
/
Lora_gateway_sx1278
1
0
Fork 0
Archivos Incidencias 0 Pull Requests 0 Wiki
Rama: master
Ramas Etiquetas
Lora_gateway...
/
app
/
MDKProject
/
DebugConfig
/
Target_1_STM32F207ZGTx.dbgconf

Target_1_STM32F207ZGTx.dbgconf 2.7 KB
Permalink Histórico Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647 
  1. // File: STM32F205_207_215_217.dbgconf
    2. 

  2. // Version: 1.0.0
    3. 

  3. // Note: refer to STM32F205xx STM32F207xx STM32F215xx STM32F217xx Reference manual (RM0033)
    4. 

  4. //       refer to STM32F20x, STM32F21x datasheets
    5. 

  5. 

  6. // <<< Use Configuration Wizard in Context Menu >>>
    7. 

  7. 

  8. // <h> Debug MCU configuration register (DBGMCU_CR)
    9. 

  9. //   <o.2>  DBG_STANDBY              <i> Debug standby mode
    10. 

  10. //   <o.1>  DBG_STOP                 <i> Debug stop mode
    11. 

  11. //   <o.0>  DBG_SLEEP                <i> Debug sleep mode
    12. 

  12. // </h>
    13. 

  13. DbgMCU_CR = 0x00000007;
    14. 

  14. 

  15. // <h> Debug MCU APB1 freeze register (DBGMCU_APB1_FZ)
    16. 

  16. //                                   <i> Reserved bits must be kept at reset value
    17. 

  17. //   <o.26> DBG_CAN2_STOP            <i> Debug CAN2 stopped when core is halted
    18. 

  18. //   <o.25> DBG_CAN1_STOP            <i> Debug CAN2 stopped when core is halted
    19. 

  19. //   <o.23> DBG_I2C3_SMBUS_TIMEOUT   <i> SMBUS timeout mode stopped when core is halted
    20. 

  20. //   <o.22> DBG_I2C2_SMBUS_TIMEOUT   <i> SMBUS timeout mode stopped when core is halted
    21. 

  21. //   <o.21> DBG_I2C1_SMBUS_TIMEOUT   <i> SMBUS timeout mode stopped when core is halted
    22. 

  22. //   <o.12> DBG_IWDG_STOP            <i> Debug independent watchdog stopped when core is halted
    23. 

  23. //   <o.11> DBG_WWDG_STOP            <i> Debug window watchdog stopped when core is halted
    24. 

  24. //   <o.10> DBG_RTC_STOP             <i> RTC stopped when core is halted
    25. 

  25. //   <o.8>  DBG_TIM14_STOP           <i> TIM14 counter stopped when core is halted
    26. 

  26. //   <o.7>  DBG_TIM13_STOP           <i> TIM13 counter stopped when core is halted
    27. 

  27. //   <o.6>  DBG_TIM12_STOP           <i> TIM12 counter stopped when core is halted
    28. 

  28. //   <o.5>  DBG_TIM7_STOP            <i> TIM7 counter stopped when core is halted
    29. 

  29. //   <o.4>  DBG_TIM6_STOP            <i> TIM6 counter stopped when core is halted
    30. 

  30. //   <o.3>  DBG_TIM5_STOP            <i> TIM5 counter stopped when core is halted
    31. 

  31. //   <o.2>  DBG_TIM4_STOP            <i> TIM4 counter stopped when core is halted
    32. 

  32. //   <o.1>  DBG_TIM3_STOP            <i> TIM3 counter stopped when core is halted
    33. 

  33. //   <o.0>  DBG_TIM2_STOP            <i> TIM2 counter stopped when core is halted
    34. 

  34. // </h>
    35. 

  35. DbgMCU_APB1_Fz = 0x00000000;
    36. 

  36. 

  37. // <h> Debug MCU APB2 freeze register (DBGMCU_APB2_FZ)
    38. 

  38. //                                   <i> Reserved bits must be kept at reset value
    39. 

  39. //   <o.18> DBG_TIM11_STOP           <i> TIM11 counter stopped when core is halted
    40. 

  40. //   <o.17> DBG_TIM10_STOP           <i> TIM10 counter stopped when core is halted
    41. 

  41. //   <o.16> DBG_TIM9_STOP            <i> TIM9 counter stopped when core is halted
    42. 

  42. //   <o.1>  DBG_TIM8_STOP            <i> TIM8 counter stopped when core is halted
    43. 

  43. //   <o.0>  DBG_TIM1_STOP            <i> TIM1 counter stopped when core is halted
    44. 

  44. // </h>
    45. 

  45. DbgMCU_APB2_Fz = 0x00000000;
    46. 

  46. 

  47. // <<< end of configuration section >>>
    48.