c_cpp_properties.json 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. {
  2. "configurations": [
  3. {
  4. "name": "Target 1",
  5. "includePath": [
  6. "d:\\Project\\Lora_gateway_sx1278\\app\\CORE",
  7. "d:\\Project\\Lora_gateway_sx1278\\app\\Libraries\\inc",
  8. "d:\\Project\\Lora_gateway_sx1278\\app\\USER",
  9. "d:\\Project\\Lora_gateway_sx1278\\app\\HARDWARE\\includes",
  10. "d:\\Project\\Lora_gateway_sx1278\\app\\USER\\FatFS\\src",
  11. "d:\\Project\\Lora_gateway_sx1278\\app\\UCOS-II\\CONFIG",
  12. "d:\\Project\\Lora_gateway_sx1278\\app\\UCOS-II\\Ports",
  13. "d:\\Project\\Lora_gateway_sx1278\\app\\UCOS-II\\Source",
  14. "d:\\Project\\Lora_gateway_sx1278\\app\\SYSTEM\\includes",
  15. "d:\\Project\\Lora_gateway_sx1278\\app\\Sx1278\\radio",
  16. "d:\\Project\\Lora_gateway_sx1278\\app\\Sx1278\\platform",
  17. "D:\\workSoftware\\stm32Software\\mdk\\mdkcore\\ARM\\ARMCC\\include",
  18. "D:\\workSoftware\\stm32Software\\mdk\\mdkcore\\ARM\\ARMCC\\include\\rw",
  19. "d:\\Project\\Lora_gateway_sx1278\\app\\SYSTEM\\source",
  20. "d:\\Project\\Lora_gateway_sx1278\\app\\Libraries\\src",
  21. "d:\\Project\\Lora_gateway_sx1278\\app\\HARDWARE\\sources",
  22. "d:\\Project\\Lora_gateway_sx1278\\app\\USER\\FatFS\\src\\option"
  23. ],
  24. "defines": [
  25. "USE_STDPERIPH_DRIVER",
  26. "DATA_IN_ExtSRAM",
  27. "MASTER",
  28. "__CC_ARM",
  29. "__arm__",
  30. "__align(x)=",
  31. "__ALIGNOF__(x)=",
  32. "__alignof__(x)=",
  33. "__asm(x)=",
  34. "__forceinline=",
  35. "__restrict=",
  36. "__global_reg(n)=",
  37. "__inline=",
  38. "__int64=long long",
  39. "__INTADDR__(expr)=0",
  40. "__irq=",
  41. "__packed=",
  42. "__pure=",
  43. "__smc(n)=",
  44. "__svc(n)=",
  45. "__svc_indirect(n)=",
  46. "__svc_indirect_r7(n)=",
  47. "__value_in_regs=",
  48. "__weak=",
  49. "__writeonly=",
  50. "__declspec(x)=",
  51. "__attribute__(x)=",
  52. "__nonnull__(x)=",
  53. "__register=",
  54. "__breakpoint(x)=",
  55. "__cdp(x,y,z)=",
  56. "__clrex()=",
  57. "__clz(x)=0U",
  58. "__current_pc()=0U",
  59. "__current_sp()=0U",
  60. "__disable_fiq()=",
  61. "__disable_irq()=",
  62. "__dmb(x)=",
  63. "__dsb(x)=",
  64. "__enable_fiq()=",
  65. "__enable_irq()=",
  66. "__fabs(x)=0.0",
  67. "__fabsf(x)=0.0f",
  68. "__force_loads()=",
  69. "__force_stores()=",
  70. "__isb(x)=",
  71. "__ldrex(x)=0U",
  72. "__ldrexd(x)=0U",
  73. "__ldrt(x)=0U",
  74. "__memory_changed()=",
  75. "__nop()=",
  76. "__pld(...)=",
  77. "__pli(...)=",
  78. "__qadd(x,y)=0",
  79. "__qdbl(x)=0",
  80. "__qsub(x,y)=0",
  81. "__rbit(x)=0U",
  82. "__rev(x)=0U",
  83. "__return_address()=0U",
  84. "__ror(x,y)=0U",
  85. "__schedule_barrier()=",
  86. "__semihost(x,y)=0",
  87. "__sev()=",
  88. "__sqrt(x)=0.0",
  89. "__sqrtf(x)=0.0f",
  90. "__ssat(x,y)=0",
  91. "__strex(x,y)=0U",
  92. "__strexd(x,y)=0",
  93. "__strt(x,y)=",
  94. "__swp(x,y)=0U",
  95. "__usat(x,y)=0U",
  96. "__wfe()=",
  97. "__wfi()=",
  98. "__yield()=",
  99. "__vfp_status(x,y)=0"
  100. ],
  101. "intelliSenseMode": "${default}"
  102. }
  103. ],
  104. "version": 4
  105. }